

AS6C1616 1024K x 16 BIT LOW POWER CMOS SRAM

Revision History AS6C1616

Revision	Details	Date
Rev 1.0	Initial Release	April 2010
Rev 2.0	Icc specs for 70ns access time included	August 2020
	Removed LL and SLI version notes	

Alliance Memory Inc. 12815 NE 124th St., STE#D Kirkland, WA 98034, USA

Tel: +1(425)898-4456 Fax +1(425)896-8628

Alliance Memory Inc. reserves the right to change products or specification without notice.



FEATURES

Fast access time : 55nsLow power consumption:

Operating current : 45mA/30mA (TYP.)

Standby current : 10µA (TYP.)

■ Single 2.7V ~ 3.6V power supply

■ All inputs and outputs TTL compatible

■ Fully static operation

■ Tri-state output

■ Data byte control : LB# (DQ0 ~ DQ7)

UB# (DQ8 ~ DQ15)

■ Data retention voltage : 1.2V (MIN.)

Green package available

■ Package: 48-pin 12mm x 20mm TSOP-I

GENERAL DESCRIPTION

The AS6C1616 is a 16,777,216-bit low power CMOS static random access memory organized as 1,048,576 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The AS6C1616 is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The AS6C1616 operates from a single power supply of $2.7V \sim 3.6V$ and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product	Operating	Vcc Range	Speed	Power Dissipation		
Family	Temperature	vcc Kange	Speed	Standby(IsB1,TYP.)	Operating(Icc,TYP.)	
AS6C1616	-40 ~ 85°C	2.7 ~ 3.6V	55ns	10μA	45mA	
1.252.010			70ns	10µA	30mA	

FUNCTIONAL BLOCK DIAGRAM




PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A19	Address Inputs
DQ0 – DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
Vcc	Power Supply
Vss	Ground



PIN CONFIGURATION



TSOP-I

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	V _{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	V _{T2}	-0.5 to Vcc+0.5	V
Operating Temperature	TA	-40 to 85(I grade)	$^{\circ}$ C
Storage Temperature	Тѕтс	-65 to 150	°C
Power Dissipation	Po	1	W
DC Output Current	Іоит	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

August/2020 V2.0 ALLIANCE MEMORY PAGE 2 of 11



TRUTH TABLE

MODE	CE#	CE2	OE#	WE#	# LB# UB# I/O OPERATION		I/O OPERATION		SUPPLY CURRENT
	02,,	OL2	02	VV	LU	OD,	DQ0-DQ7	DQ8-DQ15	COLL EL COLLICE
	Н	Х	X	Х	Χ	Х	High – Z	High – Z	
Standby	Х	L	Х	Х	Χ	X	High – Z	High – Z	ISB,ISB1
	Х	Χ	Χ	Х	Н	Н	High – Z	High – Z	
Output Disable	L	Н	Н	Н	L	Х	High – Z	High – Z	lcc,lcc1
Output Disable	L	Н	Н	Н	Χ	L	High – Z	High – Z	100,1001
	L	Н	L	Н	L	Н	D _{OUT}	High – Z	
Read	L	Н	L	Н	Н	L	High – Z	D_OUT	Icc,Icc1
	L	Н	L	Н	L	L	D_OUT	D _{OUT}	
	L	Н	Χ	L	L	Н	D_IN	High – Z	
Write	L	Н	Χ	L	Н	L	High – Z	D_IN	Icc,Icc1
	L	Η	Χ	L	L	L	D_IN	D _{IN}	

Note: $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP. ^{^4}	MAX.	UNIT
Supply Voltage	Vcc			2.7	3.0	3.6	V
Input High Voltage	V _{IH} *1			2.2	-	Vcc+0.3	V
Input Low Voltage	V _{IL} *2			- 0.2		0.6	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μA
Output Leakage Current	ILO	Vcc ≧ Voυτ ≧ Vss, Output Disabled		- 1	-	1	μA
Output High Voltage	Vон	Iон = -1mA		2.2	2.7	-	V
Output Low Voltage	Vol	IoL = 2mA		-	-	0.4	V
	Icc	Cycle time = Min. CE# = V _{IL} and CE2 = V _{IH}	55ns	-	45	60	mA
Average Operating		I _{I/O} = 0mA Other pins at V _I L or V _I H	70ns	-	30	45	111/-1
Power supply Current	Icc1	Cycle time = 1μ s CE# \leq 0.2V and CE2 \geq Vcc-0.2V I _{I/O} = 0mA other pins at 0.2V or Vcc-0.2V		-	8	16	mA
	I _{SB}	CE# = V _{IH} or CE2 = V _{IL} Other pins at V _{IL} or V _{IH}		-	0.3	2	mA
Standby Power Supply Current	ISB1	CE# ≧Vcc-0.2V or CE2≦0.2V Other pins at 0.2V or Vcc-0.2V		-	10	100	μΑ

Notes:

- 1. VIH(max) = Vcc + 3.0V for pulse width less than 10ns.
- 2. V_{IL}(min) = V_{SS} 3.0V for pulse width less than 10ns.
- 3. Over/Undershoot specifications are characterized, not 100% tested.

August/2020 V2.0 ALLIANCE MEMORY PAGE 3 of 11



- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC}^{CC} = V_{CC}(TYP.)$ and $T^{A} = 25^{\circ}C$ 5. This parameter is measured at $V^{CC} = 3.0V$

CAPACITANCE (TA = 25%, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	Cin	-	6	pF
Input/Output Capacitance	CI/O	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	AS6C	1616-55	UNIT
		MIN.	MAX.	
Read Cycle Time	trc	55	-	ns
Address Access Time	taa	-	55	ns
Chip Enable Access Time	t ACE	-	55	ns
Output Enable Access Time	toe	-	30	ns
Chip Enable to Output in Low-Z	tclz*	10	-	ns
Output Enable to Output in Low-Z	tolz*	5	=	ns
Chip Disable to Output in High-Z	tcHz*	-	20	ns
Output Disable to Output in High-Z	tonz*	-	20	ns
Output Hold from Address Change	tон	10	-	ns
LB#, UB# Access Time	t BA	-	55	ns
LB#, UB# to High-Z Output	tBHZ*	-	25	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	10	-	ns

(2) WRITE CYCLE


PARAMETER	SYM.	AS6C1	616-55	UNIT
		MIN.	MAX.	
Write Cycle Time	twc	55	-	ns
Address Valid to End of Write	taw	50	-	ns
Chip Enable to End of Write	tcw	50	-	ns
Address Set-up Time	tas	0	-	ns
Write Pulse Width	twp	45	-	ns
Write Recovery Time	twr	0	-	ns
Data to Write Time Overlap	tow	25	-	ns
Data Hold from End of Write Time	tон	0	-	ns
Output Active from End of Write	tow*	5	-	ns
Write to Output in High-Z	twnz*	-	20	ns
LB#, UB# Valid to End of Write	t _{BW}	45	-	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)




Notes:


- 1.WE#is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise tAA is the limiting parameter.
- 4.tclz, tblz, tolz, tchz, tbhz and tohz are specified with CL = 5pF. Transition is measured ±500mV from steady state.
- 5.At any given temperature and voltage condition, tcHz is less than tcLz, tBHz is less than tBLz, toHz is less than toLz.



WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)




WRITE CYCLE 2 (CE# and CE2 Controlled) (1,2,5,6)





WRITE CYCLE 3 (LB#, UB# Controlled) (1,2,5,6)



Notes:

- 1.WE#,CE#, LB#, UB# must be high or CE2 must be low during all address transitions.
- 2.A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
- 3.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tpw to allow the drivers to turn off and data to be placed on the bus.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5.If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 6.tow and twHz are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.




DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	V _{DR}	CE#≧Vcc - 0.2V or CE2≦0.2V	1.2	-	3.6	V
Data Retention Current	IDR	Vcc = 1.2V CE# \geq Vcc-0.2V or CE2 \leq 0.2V other pins at 0.2V or Vcc-0.2V	•	4	80	μA
Chip Disable to Data Retention Time	tcdr	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t _R		tRC∗	-	-	ns


tRC∗ = Read Cycle Time

DATA RETENTION WAVEFORM


Low Vcc Data Retention Waveform (1) (CE# controlled)



Low Vcc Data Retention Waveform (2) (CE2 controlled)



Low Vcc Data Retention Waveform (3) (LB#, UB# controlled)





August/2020 V2.0 ALLIANCE MEMORY PAGE 8 of 11



PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP-I Package Outline Dimension





VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

	SYMBOLS	MIN.	NOM.	MAX
	A	ı	_	1.20
	A1	0.05	ı	0.15
	A2	0.95	1.00	1.05
	Ь	0.17	0.22	0.27
	c	0.10	_	0.21
Λ		19.80	20.00	20.20
Λ	□1	18.30	18.40	18.50
Λ	E	11.90	12.00	12.10
	B	~	0.50 BASI	С
	١	0.50	0.60	0.70
Λ	L1	-	0.80	-
Λ	Υ	_	_	0.10
Δ	θ	Ö	_	5

NOTES:

- 1 JEDEC OUTLINE : MO-142 DD
- 2.PROFILE TOLERANCE ZONES FOR 01 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15 mm PER SIDE AND ON D1 IS 0.25 mm PER SIDE.
- 3.D MENSION IS DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE IS DIMENSION AT NAXIMUN MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.



ORDERING INFORMATION

Alliance	Organization	VCC Range	Package	Operating Temp	Speed ns
AS6C1616-55TIN	1024K x 16	2.7 - 3.6V	48pin TSOP-I	Industrial ~ -40C to +85C	55

PART NUMBERING SYSTEM

AS6C	1616	-55	X	X	N
low power SRAM prefix	Device Number 16 =16M 16 =x16	Access Time	Package Option 48pin TSOP-I	Temperature Range I = Industrial (-40 to + 85 C)	N = Lead Free RoHS compliant part

August/2020 V2.0 ALLIANCE MEMORY PAGE 10 of 11





Alliance Memory, Inc. 12815 NE 124th Street Suite D Kirkland, WA 98034 Tel: 425-898-4456 Fax: 425-896-8628 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

Copyright © Alliance Memory All Rights Reserved

© Copyright 2010 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at anytime, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that th