

# 8-/10-/12-Bit Voltage Output Digital-to-Analog Converter with EEPROM and I<sup>2</sup>C Interface


#### **Features**

- · Output Voltage Resolutions
  - 12-bit: MCP4726
  - 10-bit: MCP4716
  - 8-bit: MCP4706
- Rail-to-Rail Output
- Fast Settling Time of 6 µs (typical)
- DAC Voltage Reference Options
  - V<sub>DD</sub>
  - V<sub>REF</sub> Pin
- · Output Gain Options
  - Unity (1x)
  - 2x, only when V<sub>REF</sub> pin is used as voltage source
- Nonvolatile Memory (EEPROM)
  - Auto Recall of Saved DAC register setting
  - Auto Recall of Saved Device Configuration (Voltage Reference, Gain, Power Down)
- · Power-Down Modes
  - Disconnects output buffer
  - Selection of  $V_{OUT}$  pull-down resistors (640 k $\Omega$ , 125 k $\Omega$ , or 1 k $\Omega$ )
- Low Power Consumption
  - Normal Operation: 210 µA typ.
  - Power Down Operation: 60 nA typ. (PD1:PD0 = "11")
- Single-Supply Operation: 2.7V to 5.5V
- I<sup>2</sup>C<sup>™</sup> Interface:
  - Eight Available Addresses
  - Standard (100 kbps), Fast (400 kbps), and High-Speed (3.4 Mbps) Modes
- Small 6-lead SOT-23 and DFN (2x2) Packages
- Extended Temperature Range: -40°C to +125°C

#### **Applications**

- · Set Point or Offset Trimming
- Sensor Calibration
- · Low Power Portable Instrumentation
- · PC Peripherals
- Data AcquisitionSystems
- · Motor Control

#### Package Types



#### Description

The MCP4706/4716/4726 are single channel 8-bit, 10-bit, and 12-bit buffered voltage output Digital-to-Analog Converters (DAC) with nonvolatile memory and an I<sup>2</sup>C Serial Interface. This family will also be referred to as MCP47X6.

The  $V_{REF}$  pin or the device  $V_{DD}$  can be selected as the DAC's reference voltage. When  $V_{DD}$  is selected,  $V_{DD}$  is connected internally to the DAC reference circuit. When the  $V_{REF}$  pin is used, the user can select the output buffer's gain to 1 or 2. When the gain is 2, the  $V_{REF}$  pin voltage should be limited to a maximum of  $V_{DD}/2$ .


The DAC Register value and configuration bits can be programmed to nonvolatile memory (EEPROM). The nonvolatile memory holds the DAC Register and configuration bit values when the device is powered off. A device reset (such as a Power On Reset) latches these stored values into the volatile memory.

Power-down modes enable system current reduction when the DAC output voltage is not required. The  $V_{OUT}$  pin can be configured to present a low, medium, or high resistance load.

These devices have a two-wire  $I^2C^{TM}$  compatible serial interface for standard (100 kHz), fast (400 kHz), or high speed (3.4 MHz) mode.

These devices are available in small 6-pin SOT-23 and DFN 2x2 mm packages.

### **Block Diagram**



# 1.0 ELECTRICAL CHARACTERISTICS

### **Absolute Maximum Ratings †**

Voltage on V <sub>DD</sub> with respect to V <sub>SS</sub> 0.6V to +6.5V Voltage on all pins with respect to V <sub>SS</sub>
$-0.3V$ to $V_{DD} + 0.3V$
Input clamp current, $I_{IK}$ ( $V_I < 0$ , $V_I > V_{DD}$ , $V_I$ )
±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )
±20 mA
Maximum input current source/sunk by SDA, SCL pins
2 mA
Maximum output current sunk by SDA Output pin
25 mA
Maximum current out of V <sub>SS</sub> pin50 mA
Maximum current into V <sub>DD</sub> pin50 mA
Maximum current sourced by the V <sub>OUT</sub> pin40 mA
Maximum current sunk by the V <sub>OUT</sub> pin40 mA
Maximum current sunk by the V <sub>REF</sub> pin40 μA
Package power dissipation ( $T_A = +50^{\circ}C$ , $T_J = +150^{\circ}C$ )
SOT-23-6452 mW
DFN-61098 mW
Storage temperature65°C to +150°C
Ambient temperature with power applied
55°C to +125°C
ESD protection on all pins≥ 6 kV (HBM)
≥ 400V (MM)
Maximum Junction Temperature (T <sub>J</sub> )+150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V, RL = 5 k $\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF,  $T_A$  = -40°C to +125°C. Typical values at +25°C.

Parameters	Symbol	Min	Typical	Max	Units	Conditions				
Power Requirements										
Input Voltage	V <sub>DD</sub>	2.7	_	5.5	V					
Input Current	I <sub>DD</sub>	_	210	400	μΑ	V <sub>REF1</sub> :V <sub>REF0</sub> = '00', SCL = SDA = V <sub>SS</sub> , V <sub>OUT</sub> is unloaded, volatile DAC Register = 0x000				
		_	210	400	μА	$V_{REF1}$ : $V_{REF0}$ = '11', $V_{REF}$ = $V_{DD}$ , SCL = SDA = $V_{SS}$ , $V_{OUT}$ is unloaded, volatile DAC Register = $0x000$				
Power-Down Current	I <sub>DDP</sub>	_	0.09	2	μA	PD1:PD0 = '01' (Note 6), V <sub>OUT</sub> not connected				
Power-On Reset Threshold	V <sub>POR</sub>	_	2.2	_	V	RAM retention voltage, (V <sub>RAM</sub> ) < V <sub>POR</sub>				
Power-Up Ramp Rate	$V_{RAMP}$	1	_	_	V/S	(Note 1, Note 4)				

- Note 1: This parameter is ensured by design and is not 100% tested.
  - 2: This gain error does not include offset error. See Section 2 for more details in plots.
  - 3: Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device).
  - 4: The power-up ramp rate affects on uploading the EEPROM contents to the DAC register. It measures the rise of V<sub>DD</sub> over time.
  - 5: This parameter is ensured by characterization, and not 100% tested.
  - **6:** The PD1:PD0 = '10', and '11' configurations should have the same current.
  - **7:**  $V_{DD} = 5.5V$ .

### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V,  $R_L$  = 5 k $\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF,  $T_A$  = -40°C to +125°C. Typical values at +25°C.

Parameters	Symbol	Min	Typical	Max	Units	Conditions
DC Accuracy	•	·				
Offset Error	V <sub>OS</sub>		±0.02	0.75	% of FSR	Code = 0x000h V <sub>REF1</sub> :V <sub>REF0</sub> = '00', G = '0'
Offset Error Tempera-	V <sub>OS</sub> /°C	_	±1		ppm/°C	-40°C to +25°C
ture Coefficient		_	±2		ppm/°C	+25°C to +85°C
Zero Scale Error	E <sub>ZS</sub>	_	0.13	2.0	LSb	MCP4706, Code = 0x00h
		_	0.52	7.7	LSb	MCP4716, Code = 0x000h
		_	2.05	30.8	LSb	MCP4726, Code = 0x000h
Full Scale Error	E <sub>FS</sub>		0.3	5.2	LSb	MCP4706, Code = 0xFFh
		_	1.1	20.5	LSb	MCP4716, Code = 0x3FFh
		_	4.1	82.0	LSb	MCP4726, Code = 0xFFFh
Gain Error (Note 2)	9E	-2	-0.10	2	% of FSR	MCP4706, Code = 0xFFh V <sub>REF1</sub> :V <sub>REF0</sub> = '00', G = '0'
		-2	-0.10	2	% of FSR	MCP4716, Code = 0x3FFh V <sub>REF1</sub> :V <sub>REF0</sub> = '00', G = '0'
		-2	-0.10	2	% of FSR	MCP4726, Code = 0xFFFh V <sub>REF1</sub> :V <sub>REF0</sub> = '00', G = '0'
Gain Error Drift	∆G/°C	_	-3	_	ppm/°C	
Resolution	n		8		bits	MCP4706
			10		bits	MCP4716
			12		bits	MCP4726
INL Error	INL	-0.907	±0.125	+0.907	LSb	MCP4706 (codes: 6 to 250)
(Note 7)		-3.625	±0.5	+3.625	LSb	MCP4716 (codes: 25 to 1000)
		-14.5	±2	+14.5	LSb	MCP4726 (codes: 100 to 4000)
DNL Error	DNL	-0.05	±0.0125	+0.05	LSb	MCP4706 (codes: 6 to 250)
(Note 7)		-0.188	±0.05	+0.188	LSb	MCP4716 (codes: 25 to 1000)
Note 4. This reservation		-0.75	-0.75 ±0.2 +0.75		LSb	MCP4726 (codes: 100 to 4000)

Note 1: This parameter is ensured by design and is not 100% tested.

- 2: This gain error does not include offset error. See Section 2 for more details in plots.
- 3: Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device).
- 4: The power-up ramp rate affects on uploading the EEPROM contents to the DAC register. It measures the rise of V<sub>DD</sub> over time.
- 5: This parameter is ensured by characterization, and not 100% tested.
- **6:** The PD1:PD0 = '10', and '11' configurations should have the same current.
- **7:**  $V_{DD} = 5.5V$ .

### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V,  $R_L$  = 5 k $\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF,  $T_A$  = -40°C to +125°C. Typical values at +25°C.

<b>Parameters</b>	Symbol	Min	Typical	Max	Units	Conditions				
Output Amplifier										
Minimum Output Voltage	V <sub>OUT(MIN)</sub>	_	0.01	_	V	Output Amplifier's minimum drive				
Maximum Output Voltage	V <sub>OUT(MAX)</sub>	_	V <sub>DD</sub> – 0.04	_	V	Output Amplifier's maximum drive				
Phase Margin	PM	_	66	_	Degree (°)	$C_L = 400 \text{ pF}, R_L = \infty$				
Slew Rate	SR	_	0.55	_	V/µs					
Short Circuit Current	I <sub>SC</sub>	7	15	24	mA					
Settling Time	t <sub>SETTLING</sub>	_	6	_	μs	Note 3				
Power Down Output Disable Time Delay	T <sub>PDD</sub>	_	1	ı	μs	PD1:PD0 = "00" -> '11', '10', or '01' started from falling edge SCL at end of ACK bit.  V <sub>OUT</sub> = V <sub>OUT</sub> - 10 mV. V <sub>OUT</sub> not connected.				
Power Down Output Enable Time Delay	T <sub>PDE</sub>	_	10.5	1	μs	PD1:PD0 = '11', '10', or '01' -> "00" started from falling edge SCL at end of ACK bit.  Volatile DAC Register = FFh,  V <sub>OUT</sub> = 10 mV. V <sub>OUT</sub> not connected.				
External Reference (V <sub>R</sub>	EF) (Note 1)	)								
Input Range	V <sub>REF</sub>	0.04	_	V <sub>DD</sub> - 0.04	٧	Buffered Mode				
		0	_	$V_{DD}$	V	Unbuffered Mode				
Input Impedance	R <sub>VREF</sub>	_	210	_	kΩ	Unbuffered Mode				
Input Capacitance	C_REF		29	_	pF	Unbuffered Mode				
-3 dB Bandwidth		_	86.5		kHz	$V_{REF} = 2.048V \pm 0.1V,$ $V_{REF1}:V_{REF0} = '10', G = '0'$				
		_	67.7		kHz	$V_{REF} = 2.048V \pm 0.1V,$ $V_{REF1}:V_{REF0} = '10', G = '1'$				
Total Harmonic Distortion	THD	_	-73	ı	dB	$V_{REF} = 2.048V \pm 0.1V,$ $V_{REF1}:V_{REF0} = '10', G = '0',$ Frequency = 1 kHz				
<b>Dynamic Performance</b>	(Note 1)									
Major Code Transition Glitch		_	45	_	nV-s	1 LSb change around major carry (800h to 7FFh)				
Digital Feedthrough		_	<10	_	nV-s					

- Note 1: This parameter is ensured by design and is not 100% tested.
  - **2:** This gain error does not include offset error. See Section 2 for more details in plots.
  - 3: Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device).
  - **4:** The power-up ramp rate affects on uploading the EEPROM contents to the DAC register. It measures the rise of V<sub>DD</sub> over time.
  - 5: This parameter is ensured by characterization, and not 100% tested.
  - **6:** The PD1:PD0 = '10', and '11' configurations should have the same current.
  - **7:**  $V_{DD} = 5.5V$ .

### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

Electrical Specifications: Unless otherwise indicated,  $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V, RL = 5 kΩ from  $V_{OUT}$  to GND,  $C_L$  = 100 pF,  $T_A$  = -40°C to +125°C. Typical values at +25°C.

Parameters	Symbol	Min	Typical	Max	Units	Conditions				
Digital Interface										
Output Low Voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 3 mA				
Input High Voltage (SDA and SCL Pins)	V <sub>IH</sub>	0.7V <sub>DD</sub>	_	_	V					
Input Low Voltage (SDA and SCL Pins)	V <sub>IL</sub>	_	_	0.3V <sub>DD</sub>	V					
Input Leakage	ILI	_	_	±1	μΑ	SCL = SDA = V <sub>SS</sub> or SCL = SDA = V <sub>DD</sub>				
Pin Capacitance	C <sub>PIN</sub>	_	_	3	pF	(Note 5)				
EEPROM										
EEPROM Write Time	T <sub>WRITE</sub>	_	25	50	ms					
Data Retention		_	200	_	Years	At +25°C, (Note 1)				
Endurance		1	_	_	Million Cycles	At +25°C, (Note 1)				

- Note 1: This parameter is ensured by design and is not 100% tested.
  - 2: This gain error does not include offset error. See Section 2 for more details in plots.
  - 3: Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device).
  - 4: The power-up ramp rate affects on uploading the EEPROM contents to the DAC register. It measures the rise of V<sub>DD</sub> over time.
  - 5: This parameter is ensured by characterization, and not 100% tested.
  - **6:** The PD1:PD0 = '10', and '11' configurations should have the same current.
  - **7:**  $V_{DD} = 5.5V$ .

### 1.1 I<sup>2</sup>C Mode Timing Waveforms and Requirements




FIGURE 1-1: Power-On and Brown-Out Reset Waveforms.





FIGURE 1-2: I<sup>2</sup>C Power-Down Command Timing.

TABLE 1-1: RESET TIMING


Timing Characterist	ics	Operatin All paran V <sub>DD</sub> = +2	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (extended) All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V}$ to 5.5 V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD} = 5.5 \text{V}$ , $T_{A} = +25^{\circ}\text{C}$ .						
Parameters	rs Sym Min Typ Max Units Cond				Conditions				
Power Up Reset Delay	t <sub>PORD</sub>	_	60	_	μs	Monitor ACK bit response to ensure device responds to command.			
Brown Out Reset Delay	t <sub>BORD</sub>	_	1	_	μs	$V_{DD}$ transitions from $V_{DD(MIN)} \rightarrow V_{POR}$ $V_{OUT}$ driven to $V_{OUT}$ disabled			
Power Down Disable Time Delay	T <sub>PDD</sub>	_	2.5	_	μs	$V_{DD}$ = 5V PD1:PD0 $\rightarrow$ '00' (from '01', '10', or '11'), from falling edge SCL at end of ACK bit.			
		_	5	_	μs	$V_{DD}$ = 3V PD1:PD0 $\rightarrow$ '00' (from '01', '10', or '11'), from falling edge SCL at end of ACK bit.			
Power Down Enable Time Delay	T <sub>PDE</sub>	_	10.5	_	μs	PD1:PD0 → '01', '10', or '11' (from '00'), from falling edge SCL at end of ACK bit.			



**FIGURE 1-3:** I<sup>2</sup>C Bus Start/Stop Bits Timing Waveforms.

TABLE 1-2: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

I <sup>2</sup> C AC Characteristics			Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C}$ (Extended)  Operating Voltage VDD range is described in Electrical characteristics						
Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions		
	F <sub>SCL</sub>	SCL pin Frequency	Standard Mode	0	100	kHz	C <sub>b</sub> = 400 pF, 2.7V - 5.5V		
			Fast Mode	0	400	kHz	C <sub>b</sub> = 400 pF, 2.7V - 5.5V		
			High-Speed 1.7	0	1.7	MHz	C <sub>b</sub> = 400 pF, 4.5V - 5.5V		
			High-Speed 3.4	0	3.4	MHz	$C_b = 100 \text{ pF}, 4.5\text{V} - 5.5\text{V}$		
D102	C <sub>b</sub>	Bus capacitive	100 kHz mode	_	400	pF			
		loading	400 kHz mode	_	400	pF			
			1.7 MHz mode	_	400	pF			
			3.4 MHz mode	_	100	pF			
90	Tsu:sta	START condition	100 kHz mode	4700	_	ns	Only relevant for repeated		
	Setup time	400 kHz mode	600	_	ns	START condition			
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	_	ns			
91	THD:STA	START condition	100 kHz mode	4000	_	ns	After this period the first		
		Hold time	400 kHz mode	600	_	ns	clock pulse is generated		
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	_	ns			
92	Tsu:sto	STOP condition	100 kHz mode	4000	_	ns			
		Setup time	400 kHz mode	600	_	ns			
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	_	ns			
93	THD:STO	STOP condition	100 kHz mode	4000	_	ns			
		Hold time	400 kHz mode	600	_	ns			
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	_	ns			
94	T <sub>HVCSU</sub>	HVC to SCL Setup tir	me	25	_	uS	High Voltage Commands		
95	T <sub>HVCHD</sub>	SCL to HVC Hold tim	е	25	_	uS	High Voltage Commands		



I<sup>2</sup>C Bus Data Timing. FIGURE 1-4:

**TABLE 1-3:** I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE)

Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage $V_{DD}$ range is described in <b>Electrical characteris</b>					C (Extended)		
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions
100	THIGH	Clock high time	100 kHz mode	4000	_	ns	2.7V-5.5V
			400 kHz mode	600	_	ns	2.7V-5.5V
			1.7 MHz mode	120		ns	4.5V-5.5V
			3.4 MHz mode	60	_	ns	4.5V-5.5V
101	TLOW	Clock low time	100 kHz mode	4700	_	ns	2.7V-5.5V
			400 kHz mode	1300	_	ns	2.7V-5.5V
			1.7 MHz mode	320		ns	4.5V-5.5V
			3.4 MHz mode	160	_	ns	4.5V-5.5V

- Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
  - 2: A fast-mode (400 kHz) I<sup>2</sup>C-bus device can be used in a standard-mode (100 kHz) I<sup>2</sup>C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.
    - $T_R$  max.+ $t_{SU:DAT}$  = 1000 + 250 = 1250 ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.
  - 3: The MCP47X6 device must provide a data hold time to bridge the undefined part between VIH and VII of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
  - 4: Use C<sub>b</sub> in pF for the calculations.
  - **5:** Not Tested. This parameter ensured by characterization.
  - A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
    - If this parameter is too short, it can create an unintentional Start or Stop condition to other devices on the I<sup>2</sup>C bus line. If this parameter is too long, the Data Input Setup (T<sub>SU:DAT</sub>) or Clock Low time (T<sub>LOW</sub>) can be affected.

Data Input: This parameter must be longer than t<sub>SP</sub>.

- 7: Ensured by the T<sub>AA</sub> 3.4 MHz specification test.
   8: The specification is not part of the I<sup>2</sup>C specification. T<sub>AA</sub> = T<sub>HD:DAT</sub> + T<sub>FSDA</sub> (or T<sub>RSDA</sub>).

### TABLE 1-3: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

I <sup>2</sup> C AC Ch	naracterist	ics	Standard Operation Temperating Voltage	rature –40	vise specified) C (Extended) ctrical characteristics		
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions
102A <sup>(5)</sup>	T <sub>RSCL</sub>	SCL rise time	100 kHz mode	_	1000	ns	C <sub>b</sub> is specified to be from
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF maximum for 3.4 MHz
			1.7 MHz mode	20	80	ns	mode)
			1.7 MHz mode	20	160	ns	After a Repeated Start condition or an Acknowledge bit
			3.4 MHz mode	10	40	ns	
			3.4 MHz mode	10	80	ns	After a Repeated Start condition or an Acknowledge bit
102B <sup>(5)</sup>	$T_{RSDA}$	SDA rise time	100 kHz mode	_	1000	ns	C <sub>b</sub> is specified to be from
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max for 3.4 MHz mode)
			1.7 MHz mode	20	160	ns	101 3.4 Mil 12 Mode)
			3.4 MHz mode	10	80	ns	
103A <sup>(5)</sup>	$T_{FSCL}$	SCL fall time	100 kHz mode	_	300	ns	C <sub>b</sub> is specified to be from
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max for 3.4 MHz mode)
			1.7 MHz mode	20	80	ns	101 3.4 WII 12 III00e)
			3.4 MHz mode	10	40	ns	
103B <sup>(5)</sup>	$T_{FSDA}$	SDA fall time	100 kHz mode	_	300	ns	C <sub>b</sub> is specified to be from
			400 kHz mode	20 + 0.1Cb <sup>(4)</sup>	300	ns	10 to 400 pF (100 pF max for 3.4 MHz mode)
			1.7 MHz mode	20	160	ns	ioi 3.4 Minz illoue)
			3.4 MHz mode	10	80	ns	

- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
  - 2: A fast-mode (400 kHz)  $I^2$ C-bus device can be used in a standard-mode (100 kHz)  $I^2$ C-bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.
    - $T_R$  max.+ $t_{SU;DAT}$  = 1000 + 250 = 1250 ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.
  - 3: The MCP47X6 device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
  - **4:** Use C<sub>b</sub> in pF for the calculations.
  - **5:** Not Tested. This parameter ensured by characterization.
  - 6: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
    - If this parameter is too short, it can create an unintentional Start or Stop condition to other devices on the  $I^2C$  bus line. If this parameter is too long, the Data Input Setup  $(T_{SU:DAT})$  or Clock Low time  $(T_{LOW})$  can be affected.

Data Input: This parameter must be longer than  $t_{SP}$ 

- 7: Ensured by the T<sub>AA</sub> 3.4 MHz specification test.
- 8: The specification is not part of the  $I^2C$  specification.  $T_{AA} = T_{HD:DAT} + T_{FSDA}$  (or  $T_{RSDA}$ ).

### TABLE 1-3: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

I <sup>2</sup> C AC Characteristics			Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended)  Operating Voltage $V_{DD}$ range is described in <b>Electrical characteristics</b>						
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions		
106	T <sub>HD:DAT</sub>	Data input hold	100 kHz mode	0	_	ns	2.7V-5.5V, Note 6		
	time	time	400 kHz mode	0	_	ns	2.7V-5.5V, Note 6		
			1.7 MHz mode	0	_	ns	4.5V-5.5V, Note 6		
			3.4 MHz mode	0	_	ns	4.5V-5.5V, Note 6		
107	T <sub>SU:DAT</sub> Data input setup	100 kHz mode	250	_	ns	Note 2			
	time	400 kHz mode	100	_	ns				
			1.7 MHz mode	10	_	ns			
		3.4 MHz mode	10	_	ns				
109	$T_{AA}$	A Output valid from clock	100 kHz mode	_	3750	ns	Note 1, Note 8		
			400 kHz mode		1200	ns			
			1.7 MHz mode	1	150	ns	Cb = 100 pF, Note 1, Note 7, Note 8		
				_	310	ns	Cb = 400 pF, <b>Note 1</b> , <b>Note 5</b> , <b>Note 8</b>		
			3.4 MHz mode		150	ns	Cb = 100 pF, <b>Note 1, Note 8</b>		
110	TBUF	Bus free time	100 kHz mode	4700		ns	Time the bus must be fre		
			400 kHz mode	1300		ns	before a new transmissio		
			1.7 MHz mode	N.A.	_	ns	can start		
			3.4 MHz mode	N.A.	_	ns			

- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
  - 2: A fast-mode (400 kHz) I<sup>2</sup>C-bus device can be used in a standard-mode (100 kHz) I<sup>2</sup>C-bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.
    - $T_R$  max.+ $t_{SU;DAT}$  = 1000 + 250 = 1250 ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.
  - 3: The MCP47X6 device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
  - 4: Use C<sub>h</sub> in pF for the calculations.
  - 5: Not Tested. This parameter ensured by characterization.
  - **6:** A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
    - If this parameter is too short, it can create an unintentional Start or Stop condition to other devices on the  $I^2C$  bus line. If this parameter is too long, the Data Input Setup ( $T_{SU:DAT}$ ) or Clock Low time ( $T_{LOW}$ ) can be affected.

Data Input: This parameter must be longer than t<sub>SP</sub>.

- 7: Ensured by the T<sub>AA</sub> 3.4 MHz specification test.
- 8: The specification is not part of the  $I^2C$  specification.  $T_{AA} = T_{HD:DAT} + T_{FSDA}$  (or  $T_{RSDA}$ ).

TABLE 1-3: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

I <sup>2</sup> C AC Ch	aracteris	tics	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage $V_{DD}$ range is described in <b>Electrical characteristics</b>					
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions	
111	T <sub>SP</sub>	Input filter spike	100 kHz mode	_	50	ns	NXP Spec states N.A.	
		suppression	400 kHz mode	_	50	ns		
		(SDA and SCL)	1.7 MHz mode		10	ns	Spike suppression	
			3.4 MHz mode		10	ns	Spike suppression	
			_	_	_	ns	Standard Mode, (Not Applicable)	
		50 (typ)	_	_	ns	Fast Mode		
			10 (typ)	_	_	ns	High Speed Mode 1.7	
			10 (typ)	_	_	ns	High Speed Mode 3.4	

- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
  - 2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.
    - $T_R$  max.+t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.
  - 3: The MCP47X6 device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
  - **4:** Use C<sub>b</sub> in pF for the calculations.
  - **5:** Not Tested. This parameter ensured by characterization.
  - 6: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
    - If this parameter is too short, it can create an unintentional Start or Stop condition to other devices on the  $I^2C$  bus line. If this parameter is too long, the Data Input Setup  $(T_{SU:DAT})$  or Clock Low time  $(T_{LOW})$  can be affected.

Data Input: This parameter must be longer than t<sub>SP</sub>.

- 7: Ensured by the T<sub>AA</sub> 3.4 MHz specification test.
- 8: The specification is not part of the  $I^2C$  specification.  $T_{AA} = T_{HD:DAT} + T_{FSDA}$  (or  $T_{RSDA}$ ).

#### **TEMPERATURE CHARACTERISTICS**

<b>Electrical Specifications:</b> Unless otherwise indicated, $V_{DD} = +2.7V$ to $+5.5V$ , $V_{SS} = GND$ .									
Parameters	Symbol	Min	Typical	Max	Units	Conditions			
Temperature Ranges									
Specified Temperature Range	T <sub>A</sub>	-40	_	+125	°C				
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	Note 1			
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C				
Thermal Package Resistances									
Thermal Resistance, 6L-SOT-23	$\theta_{\sf JA}$	_	190	_	°C/W				
Thermal Resistance, 6L-DFN (2 x 2)	$\theta_{\sf JA}$	_	91	_	°C/W				

**Note 1:** The MCP47X6 devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause T<sub>J</sub> to exceed the Maximum Junction Temperature of +150°C.

#### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.







FIGURE 2-1: INL vs. Code (code = 100 to 4000) and Temperature (MCP4726).  $V_{DD} = 5V$ ,  $V_{REF0} = '00'$ .




**FIGURE 2-2:** INL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .




**FIGURE 2-3:** INL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 5V$ ,  $V_{REF0} = '00'$ .




**FIGURE 2-4:** INL vs. Code (code = 100 to 4000) and Temperature (**MCP4726**).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .




**FIGURE 2-5:** INL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 2.7V$ ,  $V_{REF0} = '00'$ .




**FIGURE 2-6:** INL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .



**FIGURE 2-7:** DNL vs. Code (code = 100 to 4000) and Temperature (**MCP4726**).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .



**FIGURE 2-8:** DNL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 5V$ ,  $V_{REF0} = '00'$ .



**FIGURE 2-9:** DNL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .




FIGURE 2-10: DNL vs. Code (code = 100 to 4000) and Temperature (MCP4726).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .




FIGURE 2-11: DNL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .





FIGURE 2-12: DNL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .

**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5$ V,  $V_{SS} = 0$ V,  $V_{RL} = Internal$ , Gain = x1,  $R_L = 5$  k $\Omega$ ,  $C_L = 100$  pF.



**FIGURE 2-13:** Zero Scale Error (ZSE) vs. Temperature (**MCP4726**).

 $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .




FIGURE 2-14: Zero Scale Error (ZSE) vs. Temperature (MCP4716).

 $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .




FIGURE 2-15: Zero Scale Error (ZSE) vs. Temperature (MCP4706).

 $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .




FIGURE 2-16: Full Scale Error (FSE) vs. Temperature (MCP4726).

 $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .




FIGURE 2-17: Full Scale Error (FSE) vs. Temperature (MCP4716).

 $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .






FIGURE 2-18: Full Scale Error (FSE) vs. Temperature (MCP4706).

 $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '00'$ .



**FIGURE 2-19:** INL vs. Code (code = 100 to 4000) and Temperature (**MCP4726**).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-20:** INL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .






FIGURE 2-21: INL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-22:** INL vs. Code (code = 100 to 4000) and Temperature (**MCP4726**).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-23:** INL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .






FIGURE 2-24: INL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-25:** DNL vs. Code (code = 100 to 4000) and Temperature (**MCP4726**).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-26:** DNL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .





FIGURE 2-27: DNL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-28:** DNL vs. Code (code = 100 to 4000) and Temperature (**MCP4726**).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .





FIGURE 2-29: DNL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-30:** DNL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .




FIGURE 2-31: Zero Scale Error (ZSE) vs. Temperature (MCP4726).

$$V_{DD} = 5V$$
,  $V_{REF1}$ :  $V_{REF0} = '10'$ ,  $G = '0'$ ,  $V_{RFF} = V_{DD}$ .




FIGURE 2-32: Zero Scale Error (ZSE) vs. Temperature (MCP4716).

$$V_{DD}=5V,\ V_{REF1}:V_{REF0}='10',\ G='0',\ V_{REF}=V_{DD}.$$




FIGURE 2-33: Zero Scale Error (ZSE) vs. Temperature (MCP4706).

$$V_{DD} = 5V$$
,  $V_{REF1}$ :  $V_{REF0} = '10'$ ,  $G = '0'$ ,  $V_{REF} = V_{DD}$ .




FIGURE 2-34: Full Scale Error (FSE) vs. Temperature (MCP4726).

$$V_{DD} = 2.7V$$
,  $V_{REF1}:V_{REF0} = '10'$ ,  $G = '0'$ ,  $V_{RFF} = V_{DD}$ .




FIGURE 2-35: Full Scale Error (FSE) vs. Temperature (MCP4716).

$$V_{DD} = 2.7V$$
,  $V_{REF1}$ :  $V_{REF0} = '10'$ ,  $G = '0'$ ,  $V_{REF} = V_{DD}$ .





FIGURE 2-36: Full Scale Error (FSE) vs. Temperature (MCP4706).

$$V_{DD} = 2.7V$$
,  $V_{REF1}$ :  $V_{REF0} = '10'$ ,  $G = '0'$ ,  $V_{REF} = V_{DD}$ .

**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5$ V,  $V_{SS} = 0$ V,  $V_{RL} = Internal$ , Gain = x1,  $R_L = 5$  k $\Omega$ ,  $C_L = 100$  pF.



**FIGURE 2-37:** INL vs. Code (code = 100 to 4000) and Temperature (**MCP4726**).  $V_{DD} = 5V$ ,  $V_{REF0} = '11'$ , G = '0',

 $V_{REF} = V_{DD}$ .




FIGURE 2-38: INL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .




FIGURE 2-39: INL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .




FIGURE 2-40: INL vs. Code (code = 100 to 4000) and Temperature (MCP4726).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .




FIGURE 2-41: INL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .






FIGURE 2-42: INL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-43:** DNL vs. Code (code = 100 to 4000) and Temperature (**MCP4726**).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-44:** DNL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .






FIGURE 2-45: DNL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-46:** DNL vs. Code (code = 100 to 4000) and Temperature (**MCP4726**).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-47:** DNL vs. Code (code = 25 to 1000) and Temperature (MCP4716).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .





FIGURE 2-48: DNL vs. Code (code = 6 to 250) and Temperature (MCP4706).  $V_{DD} = 2.7V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{RFF} = V_{DD}$ .

**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5$ V,  $V_{SS} = 0$ V,  $V_{RL} = Internal$ , Gain = x1,  $R_L = 5$  k $\Omega$ ,  $C_L = 100$  pF.



**FIGURE 2-49:** Zero Scale Error (ZSE) vs. Temperature (**MCP4726**).

$$V_{DD} = 5V$$
,  $V_{REF1}$ :  $V_{REF0} = '11'$ ,  $G = '0'$ ,  $V_{REF} = V_{DD}$ .




FIGURE 2-50: Zero Scale Error (ZSE) vs. Temperature (MCP4716).

$$V_{DD} = 5V$$
,  $V_{REF1}$ :  $V_{REF0} = '11'$ ,  $G = '0'$ ,  $V_{REF} = V_{DD}$ .




FIGURE 2-51: Zero Scale Error (ZSE) vs. Temperature (MCP4706).

$$V_{DD} = 5V$$
,  $V_{REF1}$ :  $V_{REF0} = '11'$ ,  $G = '0'$ ,  $V_{REF} = V_{DD}$ .




FIGURE 2-52: Full Scale Error (FSE) vs. Temperature (MCP4726).

$$V_{DD} = 2.7V$$
,  $V_{REF1}$ :  $V_{REF0} = '11'$ ,  $G = '0'$ ,  $V_{REF} = V_{DD}$ .




FIGURE 2-53: Full Scale Error (FSE) vs. Temperature (MCP4716).

$$V_{DD} = 2.7V, \ V_{REF1}: V_{REF0} = `11', \ G = `0', \ V_{REF} = V_{DD}.$$






FIGURE 2-54: Full Scale Error (FSE) vs. Temperature (MCP4706).

$$V_{DD} = 2.7V$$
,  $V_{REF1}$ :  $V_{REF0} = '11'$ ,  $G = '0'$ ,  $V_{REF} = V_{DD}$ .



**FIGURE 2-55:** INL vs. Code (code = 100 to 4000) and  $V_{DD}$  (2.7V, 5V, 5.5V) (**MCP4726**).  $V_{REF1}$ :  $V_{REF0}$  = '10', G = '1',  $V_{REF}$  =  $V_{DD}$ /2, Temp = +25°C.



**FIGURE 2-56:** INL vs. Code (code = 25 to 1000) and  $V_{DD}$  (2.7V, 5V, 5.5V) (MCP4716).  $V_{REF1}$ :  $V_{REF0}$  = '10', G = '1',  $V_{REF}$  =  $V_{DD}$ /2,  $V_{REF}$  = +25°C.






FIGURE 2-57: INL vs. Code (code = 6 to 250) and  $V_{DD}$  (2.7V, 5V, 5.5V) (MCP4706).  $V_{REF1}$ :  $V_{REF0}$  = '10', G = '1',  $V_{REF}$  =  $V_{DD}$ /2,  $V_{REF0}$  = +25°C.



**FIGURE 2-58:** DNL vs. Code (code = 100 to 4000) and  $V_{DD}$  (2.7V, 5V, 5.5V) (**MCP4726**).  $V_{REF1}$ :  $V_{REF0}$  = '10', G = '1',  $V_{REF}$  =  $V_{DD}$ /2,  $T_{CMD}$  = +25°C.



**FIGURE 2-59:** DNL vs. Code (code = 25 to 1000) and  $V_{DD}$  (2.7V, 5V, 5.5V) (MCP4716).  $V_{REF1}$ :  $V_{REF0}$  = '10', G = '1',  $V_{REF}$  =  $V_{DD}$ /2, Temp = +25°C.




FIGURE 2-60: DNL vs. Code (code = 6 to 250) and  $V_{DD}$  (2.7V, 5V, 5.5V) (MCP4706).  $V_{REF1}$ :  $V_{REF0}$  = '10', G = '1',  $V_{REF}$  =  $V_{DD}$ /2,  $T_{CMD}$  = +25°C.





FIGURE 2-61: INL vs. Code (code = 100 to 4000) and  $V_{DD}$  (2.7V, 5V, 5.5V) (**MCP4726**).  $V_{REF1}$ : $V_{REF0}$  = '11', G = '1',  $V_{REF}$  =  $V_{DD}$ /2,  $V_{REF}$  = +25°C.



**FIGURE 2-62:** INL vs. Code (code = 25 to 1000) and  $V_{DD}$  (2.7V, 5V, 5.5V) (MCP4716).  $V_{REF1}$ :  $V_{REF0}$  = '11', G = '1',  $V_{REF}$  =  $V_{DD}$ /2,  $V_{REF}$  = +25°C.






FIGURE 2-63: INL vs. Code (code = 6 to 250) and  $V_{DD}$  (2.7V, 5V, 5.5V) (MCP4706).  $V_{REF1}$ :  $V_{REF0}$  = '11', G = '1',  $V_{REF}$  =  $V_{DD}$ /2,  $V_{REF}$  = +25°C.



**FIGURE 2-64:** DNL vs. Code (code = 100 to 4000) and  $V_{DD}$  (2.7V, 5V, 5.5V) (**MCP4726**).  $V_{REF1}$ :  $V_{REF0}$  = '11', G = '1',  $V_{REF}$  =  $V_{DD}$ /2,  $V_{REF}$  = +25°C.



**FIGURE 2-65:** DNL vs. Code (code = 25 to 1000) and  $V_{DD}$  (2.7V, 5V, 5.5V) (MCP4716).  $V_{REF1}$ :  $V_{REF0}$  = '11', G = '1',  $V_{REF}$  =  $V_{DD}$ /2,  $T_{CMD}$  Temp = +25°C.





FIGURE 2-66: DNL vs. Code (code = 6 to 250) and  $V_{DD}$  (2.7V, 5V, 5.5V) (MCP4706).  $V_{REF1}$ :  $V_{REF0}$  = '11', G = '1',  $V_{REF}$  =  $V_{DD}/2$ ,  $V_{REF}$  = +25°C.

**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5$ V,  $V_{SS} = 0$ V,  $V_{RL} = Internal$ ,  $V_{RL} = 1$ 00 pF.



**FIGURE 2-67:** INL vs. Code (code = 100 to 4000) and  $V_{REF}$  (**MCP4726**).  $V_{DD} = 5V$ ,  $V_{REF0}$ :  $V_{REF0} = '10'$ , G = '0',

 $V_{RFF} = 1V$ , 2V, 3V, 4V, and 5V, Temp = +25°C.




FIGURE 2-68: INL vs. Code (code = 25 to 1000) and  $V_{REF}$  (MCP4716).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = 1V$ , 2V, 3V, 4V, and 5V,  $Temp = +25^{\circ}C$ .




FIGURE 2-69: INL vs. Code (code = 6 to 250) and  $V_{REF}$  (MCP4706).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = 1V$ , 2V, 3V, 4V, and 5V,  $Temp = +25^{\circ}C$ .




FIGURE 2-70: DNL vs. Code (code = 100 to 4000) and  $V_{REF}$  (MCP4726).  $V_{DD} = 5V$ ,  $V_{REF1}$ : $V_{REF0} = '10'$ , G = '0',  $V_{REF} = 1V$ , 2V, 3V, 4V, and 5V,  $Temp = +25^{\circ}C$ .




FIGURE 2-71: DNL vs. Code (code = 25 to 1000) and  $V_{REF}$  (MCP4716).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = 1V$ , 2V, 3V, 4V, and 5V,  $Temp = +25^{\circ}C$ .







FIGURE 2-72: DNL vs. Code (code = 6 to 250) and  $V_{REF}$  (MCP4706).  $V_{DD} = 5V$ ,  $V_{REF1}$ : $V_{REF0} = '10'$ , G = '0',  $V_{REF} = 1V$ , 2V, 3V, 4V, and 5V,  $Temp = +25^{\circ}C$ .

Note: Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ ,  $V_{RL} = Internal$ 




**FIGURE 2-73:** INL vs. Code (code = 100 to4000) and V<sub>REF</sub> (**MCP4726**).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',







**FIGURE 2-74:** INL vs. Code (code = 25 to 1000) and  $V_{RFF}$  (MCP4716).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{RFF} = 1V$ , 2V, 3V, 4V, and 5V, Temp = +25°C.




**FIGURE 2-75:** INL vs. Code (code = 6 to250) and  $V_{REF}$  (MCP4706).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = 1V$ , 2V, 3V, 4V, and 5V, Temp = +25°C.




**FIGURE 2-76:** DNL vs. Code (code = 100to 4000) and V<sub>REF</sub> (MCP4726).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{RFF} = 1V$ , 2V, 3V, 4V, and 5V, Temp = +25°C.




**FIGURE 2-77:** DNL vs. Code (code = 25 to 1000) and  $V_{RFF}$  (MCP4716).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{RFF} = 1V$ , 2V, 3V, 4V, and 5V, Temp = +25°C.



**FIGURE 2-78:** DNL vs. Code (code = 6 to 250) and  $V_{REF}$  (MCP4706).  $V_{DD} = 5V$ ,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = 1V$ , 2V, 3V, 4V, and 5V, Temp = +25°C.



**FIGURE 2-79:** Output Error vs. Temperature (**MCP4726**).  $V_{DD} = 2.7V$  and 5V,  $V_{RFF1}$ :  $V_{RFF0} = '00'$ , Code = 4000.



**FIGURE 2-80:** Output Error vs. Temperature (MCP4716).  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '00'$ , Code = 1000.







FIGURE 2-81: Output Error vs. Temperature (MCP4706).  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '00'$ , Code = 250.



**FIGURE 2-82:** Output Error vs. Temperature (**MCP4726**).  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ , Code = 4000.




**FIGURE 2-83:** Output Error vs. Temperature (MCP4716).  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ , Code = 1000.




**FIGURE 2-84:** Output Error vs. Temperature (MCP4706).  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ , Code = 250.


**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5$ V,  $V_{SS} = 0$ V,  $V_{RL} = Internal$ , Gain = x1,  $R_L = 5$  k $\Omega$ ,  $C_L = 100$  pF.



**FIGURE 2-85:** Output Error vs. Temperature (**MCP4726**).  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ , Code = 4000.



**FIGURE 2-86:** Output Error vs. Temperature (MCP4716).  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ , Code = 1000.



**FIGURE 2-87:** Output Error vs. Temperature (MCP4706).  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ , Code = 250.

**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5$ V,  $V_{SS} = 0$ V,  $V_{RL} = Internal$ , Gain = x1,  $R_L = 5$  k $\Omega$ ,  $C_L = 100$  pF.






FIGURE 2-88:  $I_{DD}$  vs. Temperature.  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '00'$ .



**FIGURE 2-89:**  $I_{DD}$  vs. Temperature.  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '10'$ , G = '0',  $V_{REF} = V_{DD}$ .



**FIGURE 2-90:**  $I_{DD}$  vs. Temperature.  $V_{DD} = 2.7V$  and 5V,  $V_{REF1}$ :  $V_{REF0} = '11'$ , G = '0',  $V_{REF} = V_{DD}$ .






FIGURE 2-91: Powerdown Current vs. Temperature. V<sub>DD</sub> = 2.7V, 3.3V, 4.5V, 5.0V and 5.5V, PD1:PD0 = '11'.


**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5$ V,  $V_{SS} = 0$ V,  $V_{RL} = Internal$ , Gain = x1,  $R_L = 5$  k $\Omega$ ,  $C_L = 100$  pF.




**FIGURE 2-92:** V<sub>IH</sub> Threshold of SDA/SCL Inputs vs. Temperature and V<sub>DD</sub>.



**FIGURE 2-93:**  $V_{IL}$  Threshold of SDA/SCL Inputs vs. Temperature and  $V_{DD}$ .



**FIGURE 2-94:**  $V_{OUT}$  vs. Resistive Load.  $V_{DD} = 5.0V$ .



**FIGURE 2-95:**  $V_{OUT}$  vs. Source / Sink Current.  $V_{DD} = 5.0V$ .

**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5$ V,  $V_{SS} = 0$ V,  $V_{REF} = Internal$ , Gain = x1,  $R_L = 5$  k $\Omega$ ,  $C_L = 100$  pF.




FIGURE 2-96: Full-Scale Settling Time (000h to FFFh) (MCP4726).



FIGURE 2-97: Full-Scale Settling Time (FFFh to 000h) (MCP4726).




FIGURE 2-98: Half-Scale Settling Time (400h to C00h) (MCP4726).




FIGURE 2-99: Half-Scale Settling Time (C00h to 400h) (MCP4726).



FIGURE 2-100: Exiting Power Down Mode (MCP4726, Volatile DAC Register = FFFh).

#### 3.0 PIN DESCRIPTIONS

An overview of the pin functions are described in **Section 3.1** through **Section 3.7**. The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: MCP47X6 PINOUT DESCRIPTION

Pin					
SOT-23	DFN	Symbol	I/O	Buffer Type	Standard Function
6L	6L				
1	6	V <sub>OUT</sub>	Α	Analog	Buffered analog voltage output pin
2	5	V <sub>SS</sub>	_	Р	Ground reference pin for all circuitries on the device
3	4	$V_{DD}$	_	Р	Supply Voltage Pin
4	3	SDA	I/O	ST	I <sup>2</sup> C Serial Data Pin
5	2	SCL	I	ST	I <sup>2</sup> C Serial Clock Pin
6	1	V <sub>REF</sub>	Α	Analog	Voltage Reference Input Pin
_	7	EP	_	_	Exposed Pad Note 1

**Legend:** A = Analog pins

O = Digital output

P = Power

I = Digital input (high Z)

I/O = Input / Output

Note 1: The DFN package has a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device's V<sub>SS</sub> pin.

#### 3.1 Analog Output Voltage Pin (V<sub>OUT</sub>)

 $V_{OUT}$  is the DAC analog output pin. The DAC output has an output amplifier.  $V_{OUT}$  can swing from approximately 0V to approximately  $V_{DD}$ . The full-scale range of the DAC output is from  $V_{SS}$  to G \*  $V_{RL}$ , where G is the gain selection option (1x or 2x).

In normal mode, the DC impedance of the output pin is about  $1\Omega.$  In Power-Down mode, the output pin is internally connected to a known pull-down resistor of 1 kΩ, 125 kΩ, or 640 kΩ. The Power-Down selection bits settings are shown Table 4-2.

### 3.2 Positive Power Supply Input (V<sub>DD</sub>)

 $V_{DD}$  is the positive supply voltage input pin. The input supply voltage is relative to  $V_{SS}$ .

The power supply at the  $V_{DD}$  pin should be as clean as possible for a good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1  $\mu$ F (ceramic) to ground. An additional 10  $\mu$ F capacitor (tantalum) in parallel is also recommended to further attenuate high-frequency noise present in application boards.

#### 3.3 Ground (V<sub>SS</sub>)

The V<sub>SS</sub> pin is the device ground reference.

The user must connect the  $V_{SS}$  pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application PCB (printed circuit board), it is highly recommended that the  $V_{SS}$  pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

#### 3.4 Serial Data Pin (SDA)

SDA is the serial data pin of the I<sup>2</sup>C interface. The SDA pin is used to write or read the DAC registers and configuration bits. The SDA pin is an open-drain N-channel driver. Therefore, it needs a pull-up resistor from the V<sub>DD</sub> line to the SDA pin. Except for start and stop conditions, the data on the SDA pin must be stable during the high period of the clock. The high or low state of the SDA pin can only change when the clock signal on the SCL pin is low. Refer to **Section 5.0** "I<sup>2</sup>C **Serial Interface**" for more details of I<sup>2</sup>C Serial Interface communication.

#### 3.5 Serial Clock Pin (SCL)

SCL is the serial clock pin of the  $I^2C$  interface. The MCP47X6 devices act only as a slave and the SCL pin accepts only external serial clocks. The input data from the Master device is shifted into the SDA pin on the rising edges of the SCL clock and output from the device occurs at the falling edges of the SCL clock. The SCL pin is an open-drain N-channel driver. Therefore, it needs a pull-up resistor from the  $V_{DD}$  line to the SCL pin. Refer to Section 5.0 " $I^2C$  Serial Interface" for more details of  $I^2C$  Serial Interface communication.

### 3.6 Voltage Reference Pin (V<sub>REF</sub>)

This pin is used for the external voltage reference input. The user can select  $V_{DD}$  voltage or the  $V_{REF}$  pin voltage as the reference resistor ladder's voltage reference.

When the  $V_{REF}$  pin signal is selected, there is an option for this voltage to be buffered or unbuffered. This is offered in cases where the reference voltage does not have the current capability not to drop its voltage when connected to the internal resistor ladder circuit.

When the  $V_{DD}$  is selected as reference voltage, this pin is disconnected from the internal circuit.

See Section 4.2 "DAC's (Resistor Ladder) Reference Voltage" and Table 4-4 for more details on the configuration bits.

#### 3.7 Exposed Pad (EP)

This pad is conductively connected to the device's substrate. This pad should be tied to the same potential as the  $V_{SS}$  pin (or left unconnected). This pad could be used to assist as a heat sink for the device when connected to a PCB heat sink.

#### 4.0 GENERAL DESCRIPTION

The MCP4706, MCP4716, and MCP4726 devices are single channel voltage output 8-bit, 10-bit, and 12-bit DAC devices with nonvolatile memory (EEPROM) and an I<sup>2</sup>C serial interface. This family will be referred to as MCP47X6.

The devices use a resistor ladder architecture. The resistor ladder DAC is driven from a software selectable voltage reference source. The source can be either the device's internal  $V_{DD}$  or the external  $V_{REF}$  pin voltage.

The DAC output is buffered with a low power and precision output amplifier (op amp). This output amplifier provides a rail-to-rail output with low offset voltage and low noise. The gain of the output buffer is software configurable.

This device also has user programmable nonvolatile memory (EEPROM), which allows the user to save the desired POR/BOR value of the DAC register and device configuration bits.

The devices use a two-wire I<sup>2</sup>C serial communication interface and operate with a single supply voltage from 2.7V to 5.5V.

# 4.1 Power-On-Reset / Brown Out Reset (POR/BOR)

The internal Power-On-Reset (POR) / Brown-Out Reset (BOR) circuit monitors the power supply voltage ( $V_{DD}$ ) during operation. This circuit ensures correct device start-up at system power-up and power-down events.  $V_{RAM}$  is the RAM retention voltage and is always lower than the POR trip point voltage.

POR occurs as the voltage is rising (typically from 0V), while BOR occurs as the voltage is falling (typically from  $V_{DD(M|N)}$  or higher).

When the rising  $V_{DD}$  voltage crosses the  $V_{POR}$  trip point, the following occurs:

- Nonvolatile DAC Register value latched into volatile DAC Register
- Nonvolatile configuration bit values latched into volatile configuration bits
- POR status bit is set ("1")
- The reset delay timer starts; when timer times out (t<sub>PORD</sub>), the I<sup>2</sup>C interface is operational.

The analog output ( $V_{OUT}$ ) state will be determined by the state of the volatile configuration bits and the DAC Register. This is called a POR reset (event).

When the falling  $V_{DD}$  voltage crosses the  $V_{POR}$  trip point, the following occurs:

- Device is forced into a power down state (PD1:PD0 = '11'). Analog circuitry is turned off.
- Volatile DAC Register is forced to 000h
- Volatile configuration bits V<sub>REF1</sub>, V<sub>REF0</sub> and G are forced to '0'

Figure 4-1 illustrates the conditions for power-up and power-down events under typical conditions.




FIGURE 4-1: Power-On-Reset Operation.

# 4.2 DAC's (Resistor Ladder) Reference Voltage

The device can be configured to use one of three voltage sources for the resistor ladder's reference voltage (V<sub>RI</sub>) (see Figure 4-2). These are:

- 1. V<sub>DD</sub> pin voltage
- 2. V<sub>REF</sub> pin voltage internally buffered
- 3. V<sub>REF</sub> pin voltage unbuffered

The selection of the voltage is specified with the volatile  $V_{REF1}$ :  $V_{REF0}$  configuration bits (see Table 4-4). There are nonvolatile and volatile  $V_{REF1}$ :  $V_{REF0}$  configuration bits. On a POR/BOR event, the state of the nonvolatile  $V_{REF1}$ :  $V_{REF0}$  configuration bits are latched into the volatile  $V_{REF1}$ :  $V_{REF0}$  configuration bits.

When the user selects the  $V_{DD}$  as reference, the  $V_{REF}$  pin voltage is not connected to the resistor ladder.

If the  $V_{\mbox{\scriptsize REF}}$  pin is selected, then one needs to select between the buffered or unbuffered mode.

In unbuffered mode, the  $\rm V_{REF}$  pin voltage may be from  $\rm V_{SS}$  to  $\rm V_{DD}.$ 

Note:

In unbuffered mode, the voltage source should have a low output impedance. If the voltage source has a high output impedance, then the voltage on the  $V_{REF}$ 's pin would be lower than expected. The resistor ladder has a typical impedance of 210  $k\Omega$  and a typical capacitance of 29 pF.

In buffered mode, the  $V_{REF}$  pin voltage may be from 0.01V to  $V_{DD}$ -0.04V. The input buffer (amplifier) provides low offset voltage, low noise, and a very high input impedance, with only minor limitations on the input range and frequency response.

Note: Any variation or noises on the reference source can directly affect the DAC output. The reference voltage needs to be as clean as possible for accurate DAC performance.




FIGURE 4-2: Resistor Ladder Reference Voltage Selection Block Diagram.

#### 4.3 Resistor Ladder

The resistor ladder is a digital potentiometer with the B Terminal internally grounded and the A terminal connected to the selected reference voltage (see Figure 4-3). The volatile DAC register controls the wiper position. The wiper voltage ( $V_W$ ) is proportional to the DAC register value divided by the number of resistor elements ( $R_S$ ) in the ladder (256, 1024, or 4096) related to the  $V_{RI}$  voltage.

Note: The maximum wiper position is 2<sup>n</sup> - 1, while the number of resistors in the resistor ladder is 2<sup>n</sup>. This means that when the DAC register is at full scale, there is one resistor element (R<sub>S</sub>) between the wiper and the V<sub>RL</sub> voltage.

The resistor ladder ( $R_{RL}$ ) has a typical impedance of approximately 210 k $\Omega$ . This resistor ladder resistance ( $R_{RL}$ ) may vary from device to device up to ±20%. Since this is a voltage divider configuration, the actual  $R_{RL}$  resistance does not effect the output given a fixed voltage at  $V_{RL}$ .

If the unbuffered  $V_{REF}$  pin is used as the  $V_{RL}$  voltage source, this voltage source should have a low output impedance.

When the DAC is powered down, the resistor ladder is disconnected from the selected reference voltage.




FIGURE 4-3: Resistor Ladder.

#### 4.4 Output Buffer / VOUT Operation

The DAC output is buffered with a low power and precision output amplifier (op amp). Figure 4-4 shows a block diagram.

This amplifier provides a rail-to-rail output with low offset voltage and low noise. The user can select the output gain of the output amplifier. Gain options are:

- Gain of 1, with either V<sub>DD</sub> or V<sub>REF</sub> pin used as reference voltage
- b) Gain of 2, only when V<sub>REF</sub> pin is used as reference voltage. The V<sub>REF</sub> pin voltage should be limited to V<sub>DD</sub>/2.

The amplifier's output can drive the resistive and high capacitive loads without oscillation. The amplifier provides a maximum load current which is enough for most programmable voltage reference applications. Refer to **Section 1.0 "Electrical Characteristics"** for the specifications of the output amplifier.

Note: The load resistance must keep higher than  $5 \text{ k}\Omega$  for the stable and expected analog output (to meet electrical specifications).

In any of the three Power-Down modes, the op amp is powered down and it's output becomes a high impedance to the  $V_{OUT}$  pin.




FIGURE 4-4: Output Buffer Block Diagram.

#### 4.4.1 PROGRAMMABLE GAIN

The amplifier's gain is controlled by the Gain (G) configuration bit (See **Table 4-4**) and the  $V_{RL}$  reference selection. When the  $V_{RL}$  reference selection is the device's  $V_{DD}$  voltage, the G bit is ignored and a gain of 1 is used. The volatile G bit value can be modified by:

- · POR event
- · BOR event
- I<sup>2</sup>C write commands
- I<sup>2</sup>C General Call Reset command

#### 4.4.2 OUTPUT VOLTAGE

The volatile DAC Register's value controls the analog  $V_{OUT}$  voltage, along with the device's five configuration bits. The volatile DAC Register's value is unsigned binary.

The formula for the output voltage is given in Equation 4-1. Table 4-1 shows examples of volatile DAC Register values and the corresponding theoretical  $V_{OUT}$  voltage for the MCP47X6 devices.

Note: When Gain = 2 ( $V_{RL} = V_{REF}$ ), if  $V_{REF} > V_{DD} / 2$ , the  $V_{OUT}$  voltage will be limited to  $V_{DD}$ . So if  $V_{REF} = V_{DD}$ , then the  $V_{OUT}$  voltage will not change for volatile DAC Register values mid-scale and greater, since the op amp at full scale output.

## EQUATION 4-1: CALCULATING OUTPUT VOLTAGE (V<sub>OUT</sub>)

$$V_{OUT} = \frac{V_{RL} * DAC \ Register \ Value}{\# \ Resistors \ in \ Resistor \ Ladder} * Gain$$
 
$$\# \ Resistors \ in \ Resistor \ Ladder = 4096 \ (MCP4726)$$
 
$$1024 \ (MCP4716)$$
 
$$256 \ (MCP4706)$$

The DAC register value will be latched on the falling edge of the acknowledge pulse of the write command's last byte. Then the  $V_{OUT}$  voltage will start driving to the new value.

The following events update the analog voltage output  $(V_{OUT})$ :

- Power-On-Reset or General Call Reset command: Output is updated with EEPROM data.
- Falling edge of the acknowledge pulse of the last write command byte.

#### 4.4.2.1 Resolution / Step Voltage

The Step voltage is dependent on the device resolution and the output voltage range. One LSb is defined as the ideal voltage difference between two successive codes. The step voltage can easily be calculated by using Equation 4-1 where the DAC Register Value is equal to 1.

### 4.4.3 DRIVING RESISTIVE AND CAPACITIVE LOADS

The  $V_{OUT}$  pin can drive up to 100 pF of capacitive load in parallel with a 5 k $\Omega$  resistive load (to meet electrical specifications). **Figure 2-57** shows the  $V_{OUT}$  vs. Resistive Load.

 $V_{OUT}$  drops slowly as the load resistance decreases after about 3.5 k $\Omega$ . It is recommended to use a load with  $R_{I}$  greater than 5 k $\Omega$ .

TABLE 4-1: DAC INPUT CODE VS. ANALOG OUTPUT  $(V_{OUT})$   $(V_{DD} = 5.0V)$ 

MCP4726 (12-bit) (12-bit) (12-bit) (12-bit) (12-bit) (12-bit)	Volatile DAC	(1)	LSI	)	Gain	V <sub>OUT</sub> <sup>(4)</sup>		
Device	Register Value	<b>V</b> <sub>RL</sub> <sup>(1)</sup>	Equation	uV	Selection (2)	Equation	V	
		5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (4095/4096) * 1	4.998779	
	1111 1111 1111	2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (4095/4096) * 1	2.499390	
		2.50	2.5 1/4090	610.4	2x <sup>(3)</sup>	V <sub>RL</sub> * (4095/4096) * 2)	4.998779	
		5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (2047/4096) * 1)	2.498779	
	0111 1111 1111	2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (2047/4096) * 1)	1.249390	
MCP4726		2.50	2.5 7/4090	010.4	2x <sup>(3)</sup>	V <sub>RL</sub> * (2047/4096) * 2)	2.498779	
(12-bit)		5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (1023/4096) * 1)	1.248779	
	0011 1111 1111	2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (1023/4096) * 1)	0.624390	
		2.5 v	2.5 77 4030	010.4	2x <sup>(3)</sup>	V <sub>RL</sub> * (1023/4096) * 2)	1.248779	
		5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (0/4096) * 1)	0	
	0000 0000 0000	2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (0/4096) * 1)	0	
		2.5 v	2.5 77 4030	010.4	2x <sup>(3)</sup>	V <sub>RL</sub> * (0/4096) * 2)	0	
		5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (1023/1024) * 1	4.995117	
	11 1111 1111	2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (1023/1024) * 1	2.497559	
		2.0 V	2.0 1/ 1024	2,441.4	2x <sup>(3)</sup>	V <sub>RL</sub> * (1023/1024) * 2	4.995117	
	01 1111 1111	5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (511/1024) * 1	2.495117	
		2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (511/1024) * 1	1.247559	
MCP4716		2.0 V	2.0 1/ 1024	2,441.4	2x <sup>(3)</sup>	V <sub>RL</sub> * (511/1024) * 2	2.495117	
(10-bit)		5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (255/1024) * 1	1.245117	
	00 1111 1111	2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (255/1024) * 1	0.622559	
		2.0 V	2.0 1/ 1024	2,441.4	2x <sup>(3)</sup>	V <sub>RL</sub> * (255/1024) * 2	1.245117	
		5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (0/1024) * 1	0	
	00 0000 0000	2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (0/1024) * 1	0	
		2.0 V			2x <sup>(3)</sup>	V <sub>RL</sub> * (0/1024) * 1	0	
		5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (255/256) * 1	4.980469	
	1111 1111	2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (255/256) * 1	2.490234	
		2.01	2.0 1/200	0,7 00.0	2x <sup>(3)</sup>	V <sub>RL</sub> * (255/256) * 2	4.980469	
		5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (127/256) * 1	2.480469	
	0111 1111	2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (127/256) * 1	1.240234	
MCP4706		2.0 0		0,7 00.0	2x <sup>(3)</sup>	V <sub>RL</sub> * (127/256) * 2	2.480469	
(8-bit)		5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (63/256) * 1	1.230469	
	0011 1111	2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (63/256) * 1	0.615234	
		2.0 v	2.0 1/200	3,700.0	2x <sup>(3)</sup>	V <sub>RL</sub> * (63/256) * 2	1.230469	
		5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (0/256) * 1	0	
	0000 0000	2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (0/256) * 1	0	
		2.5 v	2.0 1/200	3,703.0	2x <sup>(3)</sup>	V <sub>RL</sub> * (0/256) * 2	0	

**Note 1:**  $V_{RL}$  is the resistor ladder's reference voltage. It is independent of  $V_{REF1}$ :  $V_{REF0}$  selection.

<sup>2:</sup> Gain selection of 2x requires voltage reference source to come from  $V_{REF}$  pin and requires  $V_{REF}$  pin voltage  $\leq V_{DD}$  / 2.

<sup>3:</sup> Requires G = '1',  $V_{REF1}$ : $V_{REF0}$  = '10' or '11', and  $V_{RL} \le V_{DD}/2$ .

**<sup>4:</sup>** These theoretical calculations do not take into account the offset and gain errors.

#### 4.5 Power-Down Operation

To allow the application to conserve power when the DAC operation is not required, three power down modes are available. The Power-Down configuration bits (PD1:PD0) control the power down operation (Figure 4-5). All power down modes do the following:

- Turning off most of its internal circuits (op amp, resistor ladder, ...)
- Op amp output becomes high impedance to the V<sub>OUT</sub> pin
- Disconnects resistor ladder from reference voltage (V<sub>RL</sub>)
- Retains the value of the volatile DAC register and configuration bits, and the nonvolatile (EEPROM) DAC register and configuration bits

Depending on the selected power down mode, the following will occur:

- V<sub>OUT</sub> pin is switched to one of three resistive pull downs (See Table 4-2)
  - 640kΩ (typical)
  - 125kΩ (typical)
  - 1kΩ (typical)

There is a delay ( $T_{PDE}$ ) between the PD1:PD0 bits changing from '00' to either '01', '10', or '11' and the op amp no longer driving the  $V_{OUT}$  output and the pull down resistors are sinking current.

In any of the power down modes, where the  $V_{OUT}$  pin is not externally connected (sinking or sourcing current), the power down current will typical be 60 nA (see Section 1.0 "Electrical Characteristics").


**Section 6.0 "MCP47X6 I2C Commands"** describes the I<sup>2</sup>C commands for writing the power-down bits. The commands that can update the volatile PD1:PD0 bits are:

- · Write Volatile DAC Register
- · Write Volatile Memory
- Write All Memory
- Write Volatile Configuration bits
- General Call Reset
- General Call Wake-up

Note:	The I <sup>2</sup> C serial interface circuit is not									
	affected by the Power-Down mode. This									
	circuit remains active in order to receive									
	any command that might come from the									
	I <sup>2</sup> C master device.									

TABLE 4-2: POWER-DOWN BITS AND OUTPUT RESISTIVE LOAD

PD1	PD0	Function
0	0	Normal operation
0	1	1 kΩ resistor to ground
1	0	125 kΩ resistor to ground
1	1	640 kΩ resistor to ground



**FIGURE 4-5:** Op Amp to V<sub>OUT</sub> Pin Block Diagram.

#### 4.5.1 EXITING POWER-DOWN

When the device exits the power down mode the following occurs:

- Disabled circuits (op amp, resistor ladder, ...) are turned on
- Resistor ladder is connected to selected reference voltage (V<sub>RI</sub>)
- · Selected pull down resistor is disconnected
- The V<sub>OUT</sub> output will be driven to the voltage represented by the volatile DAC Register's value and configuration bits

The  $V_{OUT}$  output signal will require time as these circuits are powered up and the output voltage is driven to the specified value as determined by the volatile DAC register and configuration bits.

Note: Since the op amp and resistor ladder were powered off (0V), the op amp's input voltage (V<sub>W</sub>) can be considered 0V. There is a delay (T<sub>PDD</sub>) between the PD1:PD0 bits updated to '00' and the op amp driving the V<sub>OUT</sub> output. The op amp's settling time (from 0V) needs to be taken into account to ensure the V<sub>OUT</sub> voltage reflects the selected value.

The following events will change the PD1:PD0 bits to '00' and therefore exit the Power-Down mode. These are:

- Any I<sup>2</sup>C write command for where the PD1:PD0 bits are '00'.
- I<sup>2</sup>C General Call Wake-up Command.
- I<sup>2</sup>C General Call Reset Command. (if nonvolatile PD1:PD0 bits are '00').

#### 4.6 Device Resets

Device Resets can be grouped into two types. Resets due to change in voltage (POR/BOR Reset), and resets caused by the system master (such as a microcontroller).

After a device reset, and when  $V_{DD} \ge V_{DD(MIN)}$ , the device memory may be written or read.

#### 4.6.1 POR/BOR RESET OPERATION

The POR and BOR trip points are at the same voltage, and is determined if the V<sub>DD</sub> voltage is rising or falling (see Figure 4-1). What occurs is different depending if the reset is a POR or BOR reset.

#### POR Reset (V<sub>DD</sub> Rising)

On a POR Reset, the nonvolatile memory values (DAC Register and Configuration bits) are latched into the volatile memory. This configures the analog output ( $V_{OUT}$ ) circuitry. Also a reset delay timer starts. During this delay time, the  $I^2C$  interface will not accept commands.

### **BOR Reset (V<sub>DD</sub> Falling)**

On a BOR Reset, the device is forced into a power down state. The volatile PD1:PD0 bits forced to '11' and all other volatile memory forced to '0'. The I<sup>2</sup>C interface will not accept commands.

#### 4.6.2 RESET COMMANDS

When the MCP47X6 is in the valid operating voltage, the I<sup>2</sup>C General Call Reset command will force a reset event. This is similar to the POR reset, except that the reset delay timer is not started.

In the case where the I<sup>2</sup>C Interface bus does not seem to be responsive, the technique shown in **Section 8.9**, **Software I2C Interface Reset Sequence** can be used to force the I<sup>2</sup>C interface to be reset.

## 4.7 DAC Registers, Configuration Bits, and Status Bits

The MCP47X6 devices have both volatile and nonvolatile (EEPROM) memory. Figure 4-6 shows the volatile and nonvolatile memory and their interaction due to a POR event.

There are five configuration bits in both the volatile and nonvolatile memory, the DAC registers in both the volatile and nonvolatile memory, and two volatile status bits. The DAC registers (volatile and nonvolatile) will be either 12-bits (MCP4726), 10-bits (MCP4716), or 8-bits (MCP4706) wide.

When the device is first powered up, it automatically uploads the EEPROM memory values to the volatile memory. The volatile memory determines the analog output ( $V_{OUT}$ ) pin voltage. After the device is powered up, the user can update the device memory.

The I<sup>2</sup>C interface is how this memory is read and written. Refer to Section 5.0 "I<sup>2</sup>C Serial Interface" and Section 6.0 "MCP47X6 I2C Commands" for more details on the reading and writing the device's memory.

When the nonvolatile memory is written (using the I<sup>2</sup>C Write All Memory command), the volatile memory is written with the same values. The device starts writing the EEPROM cell at the acknowledge pulse of the EEPROM write command.

Table 4-3 shows the operation of the device status bits, Table 4-4 shows the operation of the device configuration bits, and Table 4-5 shows the factory default value of a POR/BOR event for the device configuration bits.

There are two Status bits. These are only in volatile memory and give indication on the status of the device. The POR bit indicates if the device V<sub>DD</sub> is above or below the POR trip point. During normal operation, this bit should be '1'. The RDY/BSY bit indicates if an EEPROM write cycle is in progress. While the RDY/BSY bit is low (during the EEPROM writing), all commands are ignored, except for the Read Command command.




FIGURE 4-6: DAC Memory and POR Interaction.

#### **TABLE 4-3: STATUS BITS OPERATION**

Name	Function
RDY/BSY	This bit indicates the state of the EEPROM program memory  1 = EEPROM is not in a programming cycle  0 = EEPROM is in a programming cycle
POR	Power-On-Reset status indicator (flag)  1 = Device is powered on with V <sub>DD</sub> > V <sub>POR</sub> .  Ensure that V <sub>DD</sub> is above V <sub>DD(MIN)</sub> to ensure proper operation.  0 = Device is in powered off state. If this value is read, V <sub>DD</sub> < V <sub>DD(MIN)</sub> < V <sub>POR</sub> .  Unreliable device operation should be expected.

#### **TABLE 4-4: CONFIGURATION BITS**

Name	Function										
VREF1:VREF0	Resistor Ladder Voltage Reference (V <sub>RL</sub> ) selection bits										
	$x = V_{DD}$ (Unbuffered)										
	10 = V <sub>REF</sub> pin (Unbuffered)										
	11 = V <sub>REF</sub> pin (Buffered)										
PD1:PD0	Power-Down selection bits										
	When the DAC is powered down, most of the internal circuits are powered off and the op amp is										
	disconnected from the V <sub>OUT</sub> pin.										
	00 = Not Powered Down (Normal operation)										
	01 = Powered Down - V <sub>OUT</sub> is loaded with 1 kΩ resistor to ground.										
	10 = Powered Down - $V_{OUT}$ is loaded with 100 kΩ resistor to ground.										
	11 = Powered Down - $V_{OUT}$ is loaded with 500 kΩ resistor to ground.										
	Note: See Table 4-2 and Figure 4-5 for more details.										
G	Gain selection bit										
	0 = 1x (gain of 1)										
	$1 = 2x$ (gain of 2). Not applicable when $V_{DD}$ is used as $V_{RL}$										
	<b>Note:</b> If $V_{REF} = V_{DD}$ , the device uses a gain of 1 only, regardless of the gain selection bit (G)										
	setting.										

#### TABLE 4-5: CONFIGURATION BIT VALUES AFTER POR/BOR EVENT

	R/W	R/W	R/W	R/W	R/W	Comment
Bit Name	VREF1	VREF0	PD1	PD0	G	
POR Event	0 <sup>(1)</sup>	When $V_{DD}$ transitions from $V_{DD} < V_{POR}$ to $V_{DD} > V_{POR}$				
BOR Event	0	0	1	1	0	When $V_{DD}$ transitions from $V_{DD} > V_{BOR}$ to $V_{DD} < V_{BOR}$

**Note 1:** Default configuration when the device is shipped to customer. The POR/BOR value may be modified by writing the corresponding nonvolatile configuration bit.

#### REGISTER 4-1: DAC REGISTER BITS

	R/W	Comment											
	(2)	(2)	(2)	(2)	D7	D6	D5	D4	D3	D2	D1	D0	MCP4706
Bit Name	(2)	(2)	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	MCP4716
	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	MCP4726
POR/BOR Event	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	

**Note 1:** Default configuration when the device is shipped to customer. The POR/BOR value may be modified by writing the corresponding nonvolatile configuration bit.

2: This device does not implement this bit, so there is no corresponding POR/BOR value.

NOTES:

### 5.0 I<sup>2</sup>C SERIAL INTERFACE

The MCP47X6 devices support the I<sup>2</sup>C serial protocol. The MCP47X6 I<sup>2</sup>C's module operates in Slave mode (does not generate the serial clock).

#### 5.1 Overview

This I<sup>2</sup>C interface is a two-wire interface. Figure 5-1 shows a typical I<sup>2</sup>C Interface connection.

The I<sup>2</sup>C interface specifies different communication bit rates. These are referred to as standard, fast or high speed modes. The MCP47X6 supports these three modes. The bit rates of these modes are:

- Standard Mode: bit rates up to 100 kbit/s
- · Fast Mode: bit rates up to 400 kbit/s
- High Speed Mode (HS mode): bit rates up to 3.4 Mbit/s

A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access and generates the START and STOP conditions. The MCP47X6 device works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated. Communication is initiated by the master (microcontroller) which sends the START bit, followed by the slave address byte. The first byte transmitted is always the slave address byte, which contains the device code, the address bits, and the R/W bit.




FIGURE 5-1: Typical I<sup>2</sup>C Interface.

The  $I^2C$  serial protocol only defines the field types, field lengths, timings, etc. of a frame. The frame content defines the behavior of the device. For details on the frame content (commands/data) refer to **Section 6.0**.

Refer to the NXP  $I^2C$  document for more details on the  $I^2C$  specifications.

#### 5.2 Signal Descriptions

The I<sup>2</sup>C interface uses up to two pins (signals). These are:

- SDA (Serial Data)
- SCL (Serial Clock)

#### 5.2.1 SERIAL DATA (SDA)

The Serial Data (SDA) signal is the data signal of the device. The value on this pin is latched on the rising edge of the SCL signal when the signal is an input.

With the exception of the START and STOP conditions, the high or low state of the SDA pin can only change when the clock signal on the SCL pin is low. During the high period of the clock, the SDA pin's value (high or low) must be stable. Changes in the SDA pin's value while the SCL pin is HIGH will be interpreted as a START or a STOP condition.

#### 5.2.2 SERIAL CLOCK (SCL)

The Serial Clock (SCL) signal is the clock signal of the device. The rising edge of the SCL signal latches the value on the SDA pin.

The MCP47X6 will not stretch the clock signal (SCL) since memory read access occurs fast enough.

Depending on the clock rate mode, the interface will display different characteristics.

### 5.3 I<sup>2</sup>C Operation

The MCP47X6's  $I^2C$  module is compatible with the NXP  $I^2C$  specification. The following lists some of the module's features:

- · 7-bit slave addressing
- · Supports three clock rate modes:
  - Standard mode, clock rates up to 100 kHz
  - Fast mode, clock rates up to 400 kHz
  - High-speed mode (HS mode), clock rates up to 3.4 MHz
- Support Multi-Master Applications
- General call addressing (Reset and Wake-Up commands)

The I<sup>2</sup>C 10-bit addressing mode is not supported.

The NXP I<sup>2</sup>C specification only defines the field types, field lengths, timings, etc. of a frame. The frame content defines the behavior of the device. The frame content for the MCP47X6 is defined in **Section 6.0**.

#### 5.3.1 I<sup>2</sup>C BIT STATES AND SEQUENCE

Figure 5-8 shows the I<sup>2</sup>C transfer sequence. The serial clock is generated by the master. The following definitions are used for the bit states:

- Start bit (S)
- Data bit
- Acknowledge (A) bit (driven low) /
   No Acknowledge (A) bit (not driven low)
- Repeated Start bit (Sr)
- Stop bit (P)

#### 5.3.1.1 Start Bit

The Start bit (see Figure 5-2) indicates the beginning of a data transfer sequence. The Start bit is defined as the SDA signal falling when the SCL signal is "High".




FIGURE 5-2: Start Bit.

#### 5.3.1.2 Data Bit

The SDA signal may change state while the SCL signal is Low. While the SCL signal is High, the SDA signal MUST be stable (see Figure 5-5).




FIGURE 5-3: Data Bit.

#### 5.3.1.3 Acknowledge (A) Bit

The A bit (see Figure 5-4) is typically a response from the receiving device to the transmitting device. Depending on the context of the transfer sequence, the A bit may indicate different things. Typically the Slave device will supply an A response after the Start bit and 8 "data" bits have been received. An A bit has the SDA signal low.




FIGURE 5-4:

Acknowledge Waveform.

### Not A (A) Response

The  $\overline{A}$  bit has the SDA signal high. Table 5-1 shows some of the conditions where the Slave Device will issue a Not A  $(\overline{A})$ .

If an error condition occurs (such as an  $\overline{A}$  instead of A), then a START bit must be issued to reset the command state machine.

TABLE 5-1: MCP47X6 A / A RESPONSES

Event	Acknowledge Bit Response	Comment		
General Call	Α			
Slave Address valid	А			
Slave Address not valid	Ā			
Communication during EEPROM write cycle	А	After device has received address and command, and valid conditions for EEPROM write		
Bus Collision	N.A.	I <sup>2</sup> C Module Resets, or a "Don't Care" if the collision occurs on the Master's "Start bit"		


#### 5.3.1.4 Repeated Start Bit

The Repeated Start bit (see Figure 5-5) indicates the current Master Device wishes to continue communicating with the current Slave Device without releasing the I<sup>2</sup>C bus. The Repeated Start condition is the same as the Start condition, except that the Repeated Start bit follows a Start bit (with the Data bits + A bit) and not a Stop bit.

The Start bit is the beginning of a data transfer sequence and is defined as the SDA signal falling when the SCL signal is "High".

### **Note 1:** A bus collision during the Repeated Start condition occurs if:

- SDA is sampled low when SCL goes from low to high.
- SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".




**FIGURE 5-5:** Repeat Start Condition Waveform.

#### 5.3.1.5 Stop Bit

The Stop bit (see Figure 5-6) Indicates the end of the I<sup>2</sup>C Data Transfer Sequence. The Stop bit is defined as the SDA signal rising when the SCL signal is "High".

A Stop bit resets the  $I^2C$  interface of all MCP47X6 devices.



**FIGURE 5-6:** Stop Condition Receive or Transmit Mode.

#### 5.3.2 CLOCK STRETCHING

"Clock Stretching" is something that the receiving Device can do, to allow additional time to "respond" to the "data" that has been received.

The MCP47X6 will not stretch the clock signal (SCL) since memory read access occurs fast enough.

#### 5.3.3 ABORTING A TRANSMISSION

If any part of the I<sup>2</sup>C transmission does not meet the command format, it is aborted. This can be intentionally accomplished with a START or STOP condition. This is done so that noisy transmissions (usually an extra START or STOP condition) are aborted before they corrupt the device.




FIGURE 5-7: Typical 8-Bit I<sup>2</sup>C Waveform Format.




FIGURE 5-8: I<sup>2</sup>C Data States and Bit Sequence.

#### 5.3.4 SLOPE CONTROL

The MCP47X6 implements slope control on the SDA output.

As the device transitions from HS mode to FS mode, the slope control parameter will change from the HS specification to the FS specification.

For Fast (FS) and High-Speed (HS) modes, the device has a spike suppression and a Schmidt trigger at SDA and SCL inputs.

#### 5.3.5 DEVICE ADDRESSING

The address byte is the first byte received following the START condition from the master device. The MCP47X6's slave address consists of a 4-bit fixed code ('1100') and a 3-bit code that is user specified when the device is ordered. This allows up to eight MCP47X6 devices on a single  $\rm I^2C$  bus.

Figure 5-9 shows the  $I^2C$  slave address byte format, which contains the seven address bits and a read/write  $(R/\overline{W})$  bit. Table 5-2 shows the eight  $I^2C$  Slave address options and their respective device order code.




FIGURE 5-9: Slave Address Bits in the  $l^2$ C Control Byte.

TABLE 5-2: I<sup>2</sup>C ADDRESS / ORDER CODE

7-bit I <sup>2</sup> C Address	Device Order Code	Comment
'1100000'	MCP47x6A0-E/xx	
1100000	MCP47x6A0T-E/xx	Tape and Reel
'1100001'	MCP47x6A1-E/xx	
1100001	MCP47x6A1T-E/xx	Tape and Reel
11100010	MCP47x6A2-E/xx	
'1100010'	MCP47x6A2T-E/xx	Tape and Reel
'1100011'	MCP47x6A3-E/xx	
1100011	MCP47x6A3T-E/xx	Tape and Reel
11100100	MCP47x6A4-E/xx	
'1100100'	MCP47x6A4T-E/xx	Tape and Reel
(1100101)	MCP47x6A5-E/xx	
'1100101'	MCP47x6A5T-E/xx	Tape and Reel
'1100110'	MCP47x6A6-E/xx	
1100110	MCP47x6A6T-E/xx	Tape and Reel
'1100111'	MCP47x6A7-E/xx	
1100111	MCP47x6A7T-E/xx	Tape and Reel

- Note 1: The sample center will generally stock I<sup>2</sup>C address '1100000', other addresses may be available.
  - 2: 'xx' in the order code is the device package code (CH for SOT-23 and MA for DFN)

#### 5.3.6 HS MODE

The I<sup>2</sup>C specification requires that a high-speed mode device must be 'activated' to operate in high-speed (3.4 Mbit/s) mode. This is done by the Master sending a special address byte following the START bit. This byte is referred to as the high-speed Master Mode Code (HSMMC).

The MCP47X6 device does not acknowledge this byte. However, upon receiving this command, the device switches to HS mode. The device can now communicate at up to 3.4 Mbit/s on SDA and SCL lines. The device will switch out of the HS mode on the next STOP condition.

The master code is sent as follows:

- 1. START condition (S)
- High-Speed Master Mode Code (0000 1xxx), The xxx bits are unique to the high-speed (HS) mode Master.
- 3. No Acknowledge  $(\overline{A})$

After switching to the High-Speed mode, the next transferred byte is the  $\rm I^2C$  control byte, which specifies the device to communicate with, and any number of data bytes plus acknowledgements. The Master Device can then either issue a Repeated Start bit to address a different device (at High-Speed) or a Stop bit to return to Fast/Standard bus speed. After the Stop bit, any other Master Device (in a Multi-Master system) can arbitrate for the  $\rm I^2C$  bus.

See Figure 5-10 for illustration of HS mode command sequence.

For more information on the HS mode, or other  $I^2C$  modes, please refer to the NXP  $I^2C$  specification.

#### 5.3.6.1 Slope Control

The slope control on the SDA output is different between the Fast/Standard Speed and the High-Speed clock modes of the interface.

#### 5.3.6.2 Pulse Gobbler

The pulse gobbler on the SCL pin is automatically adjusted to suppress spikes < 10 ns during HS mode.




FIGURE 5-10: HS Mode Sequence.

#### 5.3.7 GENERAL CALL

The General Call is a method that the "Master" device can communicate with all other "Slave" devices. In a Multi-Master application, the other Master devices are operating in Slave mode. The General Call address has two documented formats. These are shown in Figure 5-11.

The MCP47X6 has two General Call Commands. The function of these commands are:

- Reset the device(s) (Software Reset)
- Wake-Up the device(s)

For details on the operation of the MCP47X6's General Call Commands, see **Section 6.6**.

Note: Only one General Call command per issue of the General Call control byte. Any additional General Call commands are ignored and Not Acknowledged.




FIGURE 5-11: General Call Formats.

### 6.0 MCP47X6 I<sup>2</sup>C COMMANDS

The I<sup>2</sup>C protocol does not specify how commands are formatted, so this section specifies the MCP47X6's I<sup>2</sup>C command formats and operation.

The commands can be grouped into the following categories:

- · Write memory
- Read memory
- · General Call commands

The supported commands are shown in Table 6-2. Many of these commands allow for continuous operation. This means that the I<sup>2</sup>C Master does not generate a Stop bit but repeats the required data/ clocks. This allows faster updates since the overhead of the I<sup>2</sup>C control byte is removed. Table 6-1 shows the supported commands and the required number of bit clocks for both single and continuous commands.

Write commands, determined by the R/W bit = '0', use up to three command codes bits (C2:C0) to determine the write's operation.

The Read command is strictly determined by the R/W bit = '1'. There are two formats of the command. One for 12-bit and 10-bit devices and a second for 8-bit devices.

The General Call commands utilize the I<sup>2</sup>C specification reserved General Call command address and command codes.

TABLE 6-1: I<sup>2</sup>C COMMANDS - NUMBER OF CLOCKS

Command	# of Bit Clocks	
Operation	Mode	(1)
Write Volatile DAC Register	Single	29
Command (2)	Continuous	18n + 11
Write Volatile Memory	Single	38
Command	Continuous	27n + 11
Write All Memory Command	Single	38
	Continuous	27n + 11
Write Volatile Configuration	Single	20
bits Command	Continuous	9n + 11
Read Command (12 and 10-bit	Single	65
DAC register) (2)	Continuous	54n + 11
Read Command (8-bit DAC	Single	47
register) (2)	Continuous	36n + 11

- **Note 1:** "n" indicates the number of times the command operation is to be repeated.
  - 2: This command is useful to determine when an EEPROM programming cycle has completed (RDY/BSY status bit)

#### 6.0.1 ABORTING A TRANSMISSION

A Restart or Stop condition in an expected data bit position will abort the current command sequence and data will not be written to the MCP47X6.

TABLE 6-2: MCP47X6 SUPPORTED COMMANDS

	Command Code (Note 1)		Command Name	Writes Volatile Memory?		Writes EEPROM Memory?		Command during EEPROM	Comment		
C2	C1	C0		Config.	DAC	Config.	DAC	Write Cycle?			
0	0	Х	Write Volatile DAC Register Command (Note 2)	PD1:PD 0 only	Yes	No	No	No	Writes volatile Power Down bits so can also be used to exit a power down state.		
0	1	0	Write Volatile Memory Command	Yes	Yes	No	No	No			
0	1	1	Write All Memory Command	Yes	Yes	Yes	Yes	No			
1	0	0	Write Volatile Configuration bits Command	Yes	No	No	No	No			
1	0	1		N.A.	N.A.	N.A.	N.A.		Reserved (Note 3)		
1	1	0	Reserved	IN.A.	IN.A.	IN.A.	IN.A.	N.A.	Reserved (Note 3)		
1	1	1		N.A.	N.A.	N.A.	N.A.		Reserved (Note 3)		
	N.A.		Read Command	N.A.	N.A.	N.A.	N.A.	Yes	Determined by R/W bit in I <sup>2</sup> C Control byte		
			General Call Reset	N.A.	N.A.	N.A.	N.A.	No	Determined by General		
		•	General Call Wake-up	N.A.	N.A.	N.A.	N.A.	No	Call command byte after the I <sup>2</sup> C General Call address.		

**Note 1:** These bits are the MSb of the 2nd byte in the I<sup>2</sup>C write command. See Figure 6-1 to Figure 6-4.

- **2:** X = Don't Care bit. This command format does not use C0 bit.
- 3: Device operation is not specified.

### 6.1 Write Volatile DAC Register (C2:C0 = '00x')

This command is used to update the volatile DAC Register value and the two Power-down configuration bits (PD1:PD0). This command is typically used for a quick update of the analog output by modifying the minimum parameters. The EEPROM values are not affected by this command.

Figure 6-1 shows an example of the command format, where a stop bit completes the command.

The volatile DAC register and Power-down configuration bits are updated with the written date at the completion of the ACK bit (falling edge of SCL).

After this ACK bit, the  $I^2C$  Master should generate a Stop bit or the  $I^2C$  Master can repeat the 2nd (2 command bits + 2 power down bits + 4 data bits (b11:b08)) and the 3rd byte (8 data bits (b07:b00)). Repeating the 2nd and 3rd bytes allows a continuous command where the volatile DAC register can be updated without the communication overhead of the device addressing byte (1st byte).

The device updates the  $V_{OUT}$  at the falling edge of the Acknowledge pulse of the 3rd byte.




FIGURE 6-1: Write Volatile DAC Register Command.

### 6.2 Write Volatile Memory (C2:C0 = '010')

This write command is used to update the volatile DAC Register value and configuration bits. The EEPROM is not affected by this command. Figure 6-2 shows an example of this write command.

The volatile DAC register and configuration bits are updated with the written date at the completion of the ACK bit (falling edge of SCL).

After this ACK bit, the  $I^2C$  Master should generate a Stop bit or the  $I^2C$  Master can repeat the 2nd (3 command bits + 5 configuration bits), and the 3rd byte (8 data bits (b15:b08)), and the 4th byte (8 data bits (b07:b00)). Repeating the 2nd through 4th bytes allows a continuous command where the volatile DAC register and configuration bits can be updated without the communication overhead of the device addressing byte (1st byte).




FIGURE 6-2: Write Volatile Memory Command.

### 6.3 Write All Memory (C2:C0 = '011')

This write command is used to update the volatile and nonvolatile (EEPROM) DAC Register value and configuration bits. Figure 6-3 shows an example of this write command.

- V<sub>OUT</sub> update: At the falling edge of the Acknowledge pulse of the 4th byte.
- EEPROM update: At the falling edge of the Acknowledge pulse of the 4th byte.

The DAC register and Power-down configuration bits (volatile and EEPROM) are updated with the written date at the completion of the ACK bit (falling edge of SCL). The EEPROM memory requires time ( $T_{WC}$ ) for the values to be written. Another Write All memory command should not be issued until the EEPROM write is complete.

Note: RDY/BSY bit toggles to "low" and back to "high" after the EEPROM write is completed. The state of the RDY/BSY bit can be monitored by a read command.

Write commands which only update volatile memory (C2:C0 =  $^{\circ}00x$ ' or  $^{\circ}010$ ') can be issued. Read commands and the General Call commands may not be issued.




FIGURE 6-3: Write All Memory Command.

## 6.4 Write Volatile Configuration bits (C2:C0 = '100')

This write command is used to update the volatile configuration register bits only. This command is a quick method to modify the configuration of the DAC, such as the selection of the resistor ladder reference voltage, the op amp gain, and the Power Down state. Figure 6-4 shows an example of this write command.




FIGURE 6-4: Write Volatile Configuration Bits Command.

#### 6.5 READ COMMAND

This command reads all the device memory. This includes the volatile and nonvolatile (EEPROM) DAC Register values and configuration bits, and the volatile status bits.

This command is executed when the I<sup>2</sup>C control byte's Read/Write bit is a '1' (read).

This command has two different formats based on the resolution of the device. The 12-bit and 10-bit devices use the format in Figure 6-5, while the 8-bit device uses the format in Figure 6-6.

The 2nd byte (configuration bits) indicates the <u>current</u> condition of the device operation. The RDY/BSY bit indicates EEPROM writing status.




FIGURE 6-5: Read Command Format for 12-bit DAC (MCP4726) and 10-bit DAC (MCP4716).




FIGURE 6-6: Read Command Format for 8-bit DAC (MCP4706).

#### 6.6 I<sup>2</sup>C General Call Commands

The device acknowledges the general call address command (0x00 in the first byte). The meaning of the general call address is always specified in the second byte. The  $\rm l^2C$  specification does not allow "00000000" (00h) in the second byte. Please refer to the Phillips  $\rm l^2C$  document for more details on the General Call specifications.

The MCP47X6 devices support the following I<sup>2</sup>C general calls:

- · General Call Reset
- · General Call Wake-Up

#### 6.6.1 GENERAL CALL RESET

The device performs General Call Reset if the second byte is "00000110" (06h). At the acknowledgement of this byte, the device will abort the current conversion and perform the following tasks:

- Internal reset similar to a Power-On-Reset (POR).
   The contents of the EEPROM are loaded into the DAC registers and analog output is available immediately.
- This is a similar event to the POR. The V<sub>OUT</sub> will be available immediately, but after a short time delay following the Acknowledgement pulse. The V<sub>OUT</sub> value is determined by the EEPROM contents.

This command allows multiple MCP47X6 devices to be reset synchronously.




FIGURE 6-7: General Call Reset Command.

#### 6.6.2 GENERAL CALL WAKE-UP

If the second byte is "00001001" (09h), the device forces the volatile power-down bits to '00'. The nonvolatile (EEPROM) power-down bit values are not affected by this command.

This command allows multiple MCP47X6 devices to wake-up synchronously.

Note:

This command does not adhere to the I<sup>2</sup>C specification where if the LSb of the 2nd byte is a '1', it is a 'Hardware General Call' (see the NXP I2C Specification).




FIGURE 6-8: General Call Wake-Up Command.

NOTES:

#### 7.0 TERMINOLOGY

#### 7.1 Resolution

The resolution is the number of DAC output states that divide the full-scale range. For the 12-bit DAC, the resolution is 2<sup>12</sup>, meaning the DAC code ranges from 0 to 4095.

#### 7.2 Least Significant bit (LSb)

Normally this is thought of as the ideal voltage difference between two successive codes. This bit has the smallest value or weight of all bits in the register.

For a given output voltage range, which is typically the voltage between the Full-Scale voltage and the Zero-Scale voltage ( $V_{OUT(FS)}$  -  $V_{OUT(ZS)}$ ), it is divided by the resolution of the device (Equation 7-1).

### EQUATION 7-1: LSb VOLTAGE CALCULATION

$$V_{LSb} = \frac{V_{OUT(FS)} - V_{OUT(ZS)}}{2^N - 1}$$

2<sup>N</sup> = 4096 (MCP4726) 1024 (MCP4716) 256 (MCP4706)

### 7.3 Monotonicity

Normally this is thought of as the V<sub>OUT</sub> voltage never decreasing, as the DAC Register code is continuously incremented by 1 code step (LSb).

#### 7.4 Full-Scale Error (FSE)

The Full-scale error (see Figure 7-4) is the sum of offset error plus gain error. It is the difference between the ideal and measured DAC output voltage with all bits set to one (DAC input code = FFFh for 12-bit DAC).

#### **EQUATION 7-2:** FULL SCALE ERROR

$$FSE = \frac{V_{OUT(@FS)} - V_{IDEAL(@FS)}}{V_{LSb}}$$

Where:

FSE is expressed in LSb

 $V_{OUT(@FS)}$  is the  $V_{OUT}$  voltage when the DAC register code is at Full-scale.

V<sub>IDEAL(@FS)</sub> is the ideal output voltage when the DAC register code is at Full-scale.

 $V_{LSb}$  is the delta voltage of one DAC register code step (such as code 000h to code 001h).

#### 7.5 Zero-Scale Error (ZSE)

The Zero-Scale Error (see Figure 7-4) is the difference between the ideal and measured  $V_{OUT}$  voltage with the volatile DAC Register equal to 000h. The Zero-Scale Error is the same as the Offset Error for this case (volatile DAC Register = 000h).

#### **EQUATION 7-3: ZERO SCALE ERROR**

$$ZSE = \frac{V_{OUT(@ZS)}}{V_{LSb}}$$

Where:

FSE is expressed in LSb

 $V_{OUT(@ZS)}$  is the  $V_{OUT}$  voltage when the DAC register code is at Zero-scale.

V<sub>LSb</sub> is the delta voltage of one DAC register code step (such as code 000h to code 001h).

#### 7.6 Offset Error

The Offset error (see Figure 7-1) is the deviation from zero voltage output when the volatile DAC Register value = 000h (zero scale voltage). This error affects all codes by the same amount. The offset error can be calibrated by software in application circuits.




FIGURE 7-1: Offset Error Example.

#### 7.7 Integral Nonlinearity (INL)

The Integral nonlinearity (INL) error is the maximum deviation of an actual transfer function from an ideal transfer function (straight line).

In the MCP47X6, INL is calculated using two end points (zero and full scale). INL can be expressed as a percentage of full scale range (FSR) or in a fraction of an LSb. INL is also called relative accuracy. Equation 7-4 shows how to calculate the INL error in LSb and Figure 7-2 shows an example of INL accuracy.

#### **EQUATION 7-4: INL ERROR**

$$INL = \frac{(V_{OUT} - V_{Ideal})}{I.Sh}$$

Where:

INL is expressed in LSb.

 $V_{Ideal} = Code*LSb$ 

 $V_{OUT}$  = The output

 The output voltage measured with a given DAC input code




FIGURE 7-2: INL Accuracy Example.

#### 7.8 Differential Nonlinearity (DNL)

The Differential nonlinearity (DNL) error (see Figure 7-3) is the measure of step size between codes in actual transfer function. The ideal step size between codes is 1 LSb. A DNL error of zero would imply that every code is exactly 1 LSb wide. If the DNL error is less than 1 LSb, the DAC guarantees monotonic output and no missing codes. The DNL error between any two adjacent codes is calculated as follows:

#### **EQUATION 7-5: DNL ERROR**

$$DNL = \frac{\Delta V_{OUT} - LSb}{LSb}$$

Where:

DNL is expressed in LSb.

 $\Delta V_{OUT}$  = The

The measured DAC output voltage difference between two

adjacent input codes.




FIGURE 7-3:

DNL Accuracy Example.

#### 7.9 Gain Error

The Gain error (see Figure 7-4) is the difference between the actual full-scale output voltage from the ideal output voltage of the DAC transfer curve. The gain error is calculated after nullifying the offset error, or full scale error minus the offset error.

The gain error indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. The gain error is usually expressed as percent of full-scale range (% of FSR) or in LSb.

In the MCP4706/4716/4726, the gain error is not calibrated at the factory and most of the gain error is contributed by the output buffer (op amp) saturation near the code range beyond 4000d. For the applications that need the gain error specification less than 1% maximum, the user may consider using the DAC code range between 100d and 4000d instead of using full code range (code 0 to 4095d). The DAC output of the code range between 100d and 4000d is much more linear than full-scale range (0 to 4095d). The gain error can be calibrated out by software in the application.




FIGURE 7-4: Gain Error and Full-Scale Error Example.

#### 7.10 Gain Error Drift

The Gain error drift is the variation in gain error due to a change in ambient temperature. The gain error drift is typically expressed in ppm/°C.

#### 7.11 Offset Error Drift

The Offset error drift is the variation in offset error due to a change in ambient temperature. The offset error drift is typically expressed in ppm/°C.

#### 7.12 Settling Time

The Settling time is the time delay required for the  $V_{OUT}$  voltage to settle into its new output value. This time is measured from the start of code transition, to when the  $V_{OUT}$  voltage is within the specified accuracy.

In the MCP47X6, the settling time is a measure of the time delay until the  $V_{OUT}$  voltage reaches within 0.5 LSb of its final value, when the volatile DAC Register changes from 400h to C00h.

#### 7.13 Major-Code Transition Glitch

Major-code transition glitch is the impulse energy injected into the DAC analog output when the code in the DAC register changes state. It is normally specified as the area of the glitch in nV-Sec, and is measured when the digital code is changed by 1 LSb at the major carry transition (Example: 011...111 to 100... 000, or 100... 000 to 011 ... 111).

#### 7.14 Digital Feedthrough

The Digital feedthrough is the glitch that appears at the analog output caused by coupling from the digital input pins of the device. The area of the glitch is expressed in nV-Sec, and is measured with a full scale change (Example: all 0s to all 1s and vice versa) on the digital input pins. The digital feedthrough is measured when the DAC is not being written to the output register.

## 7.15 Power-Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for full-scale output of the DAC. The  $V_{OUT}$  is measured while the  $V_{DD}$  is varied +/- 10%, and expressed in dB or  $\mu$ V/V.

NOTES:

#### 8.0 TYPICAL APPLICATIONS

The MCP47X6 family of devices are general purpose, single channel voltage output DACs for various applications where a precision operation with low-power and nonvolatile EEPROM memory is needed.

Since the devices include a nonvolatile EEPROM memory, the user can utilize these devices for applications that require the output to return to the previous set-up value on subsequent power-ups.

Applications generally suited for the devices are:

- · Set Point or Offset Trimming
- Sensor Calibration
- Portable Instrumentation (Battery Powered)
- Motor Control

## 8.1 Connecting to I<sup>2</sup>C BUS using Pull-Up Resistors


The SCL and SDA pins of the MCP47X6 devices are open-drain configurations. These pins require a pull-up resistor as shown in Figure 8-2.

The pull-up resistor values (R1 and R2) for SCL and SDA pins depend on the operating speed (standard, fast, and high speed) and loading capacitance of the I<sup>2</sup>C bus line. A higher value of the pull-up resistor consumes less power, but increases the signal transition time (higher RC time constant) on the bus line. Therefore, it can limit the bus operating speed. The lower resistor value, on the other hand, consumes higher power, but allows higher operating speed. If the bus line has higher capacitance due to long metal traces or multiple device connections to the bus line, a smaller pull-up resistor is needed to compensate the long RC time constant. The pull-up resistor is typically chosen between 1 k $\Omega$  and 10 k $\Omega$  ranges for standard and fast modes, and less than  $1 k\Omega$  for high speed mode.

#### 8.1.1 DEVICE CONNECTION TEST

The user can test the presence of the device on the I<sup>2</sup>C bus line using a simple I<sup>2</sup>C command. This test can be achieved by checking an acknowledge response from the device after sending a read or write command. Figure 8-1 shows an example with a read command. The steps are:

- Set the R/W bit "High" in the device's address byte.
- b) Check the ACK bit of the address byte. If the device acknowledges (ACK = 0) the command, then the device is connected, otherwise it is not connected.
- c) Send Stop bit.




**FIGURE 8-1:** I<sup>2</sup>C Bus Connection Test.


#### 8.2 Power Supply Considerations

The power source should be as clean as possible. The power supply to the device is also used for the DAC voltage reference internally if the internal  $V_{DD}$  is selected as the resistor ladders reference voltage (VREF1:VREF0 = 00 or 01).

Any noise induced on the  $V_{DD}$  line can affect the DAC performance. Typical applications will require a bypass capacitor in order to filter out high frequency noise on the  $V_{DD}$  line. The noise can be induced onto the power supply's traces or as a result of changes on the DAC output. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-2 shows an example of using two bypass capacitors (a 10  $\mu F$  tantalum capacitor and a 0.1  $\mu F$  ceramic capacitor) in parallel on the  $V_{DD}$  line. These capacitors should be placed as close to the  $V_{DD}$  pin as possible (within 4 mm). If the application circuit has separate digital and analog power supplies, the  $V_{DD}$  and  $V_{SS}$  pins of the device should reside on the analog plane.



(a) Circuit when  $V_{DD}$  is selected as reference (Note:  $V_{DD}$  is connected to the reference circuit internally.)



(b) Circuit when external reference is used.

R1 and R2 are I<sup>2</sup>C pull-up resistors:

R1 and R2:

 $5 \text{ k}\Omega$  - 10 k $\Omega$  for f<sub>SCL</sub> = 100 kHz to 400 kHz

 $\label{eq:condition} \sim 700\Omega \text{ for } f_{SCL} = 3.4 \text{ MHz}$  C1: 0.1  $\mu\text{F}$  capacitor Ceramic

C2: 10 µF capacitor Tantalum

C3: ~ 0.1 µF Optional to reduce noise

in Vout pin.

C4: 0.1 µF capacitor Ceramic
C5: 10 µF capacitor Tantalum

Note: Pin assignment is opposite in DFN-6 package.

**FIGURE 8-2:** Example MCP47X6 Circuit with SOT-23 package.

#### 8.3 Application Examples

The MCP47X6 devices are rail-to-rail output DACs designed to operate with a  $V_{DD}$  range of 2.7V to 5.5V. The internal output op amplifier is robust enough to drive common, small-signal loads directly, thus eliminating the cost and size of external buffers for most applications. The user can use gain of 1 or 2 of the output op amplifier by setting the configuration register bits. Also, the user can use internal  $V_{DD}$  as the reference or use external reference. Various user options and easy-to-use features make the devices suitable for various modern DAC applications.

Application examples include:

- · Decreasing Output Step Size
- · Building a "Window" DAC
- · Bipolar Operation
- Selectable Gain and Offset Bipolar Voltage Output
- Designing a Double-Precision DAC
- Building Programmable Current Source
- Serial Interface Communication Times
- Software I2C Interface Reset Sequence
- Power Supply Considerations
- · Layout Considerations

#### 8.3.1 DC SET POINT OR CALIBRATION


A common application for the devices is a digitally-controlled set point and/or calibration of variable parameters, such as sensor offset or slope. For example, the MCP4726 provides 4096 output steps. If voltage reference is 4.096V, the LSb size is 1 mV. If a smaller output step size is desired, a lower external voltage reference is needed.

#### 8.3.1.1 Decreasing Output Step Size

If the application is calibrating the bias voltage of a diode or transistor, a bias voltage range of 0.8V may be desired with about 200  $\mu V$  resolution per step. Two common methods to achieve small step size are using lower  $V_{REF}$  pin voltage or using a voltage divider on the DAC's output.

Using an external voltage reference ( $V_{REF}$ ) is an option, if the external reference is available with the desired output voltage range. However, occasionally, when using a low-voltage reference voltage, the noise floor causes a SNR error that is intolerable. Using a voltage divider method is another option, and provides some advantages when external voltage reference needs to be very low, or when the desired output voltage is not available. In this case, a larger value reference voltage is used, while two resistors scale the output range down to the precise desired level.

Figure 8-3 illustrates this concept. A bypass capacitor on the output of the voltage divider plays a critical function in attenuating the output noise of the DAC and the induced noise from the environment.



**FIGURE 8-3:** Example Circuit Of Set Point or Threshold Calibration.

### EQUATION 8-1: V<sub>OUT</sub> AND V<sub>TRIP</sub> CALCULATIONS

$$V_{OUT} = V_{REF} \cdot G \cdot \frac{DAC \text{ Register Value}}{2^N}$$

$$V_{trip} = V_{OUT} \left( \frac{R_2}{R_1 + R_2} \right)$$

#### 8.3.1.2 Building a "Window" DAC

When calibrating a set point or threshold of a sensor, typically only a small portion of the DAC output range is utilized. If the LSb size is adequate enough to meet the application's accuracy needs, the unused range is sacrificed without consequences. If greater accuracy is needed, then the output range will need to be reduced to increase the resolution around the desired threshold.

If the threshold is not near  $V_{REF}$  2 •  $V_{REF}$  or  $V_{SS}$  then creating a "window" around the threshold has several advantages. One simple method to create this "window" is to use a voltage divider network with a pull-up and pull-down resistor. Figure 8-4 and Figure 8-6 illustrate this concept.




FIGURE 8-4: DAC.

Single-Supply "Window"

## EQUATION 8-2: V<sub>OUT</sub> AND V<sub>TRIP</sub> CALCULATIONS

$$V_{\text{OUT}} = V_{\text{REF}} \bullet G \bullet \frac{\text{DAC Register Value}}{2^{\text{N}}}$$

$$V_{TRIP} = \frac{V_{OUT}R_{23} + V_{23}R_{1}}{R_{1} + R_{23}}$$

$$\text{Thevenin Equivalent}$$

$$V_{23} = \frac{R_{2}R_{3}}{R_{2} + R_{3}}$$

$$V_{23} = \frac{(V_{CC+}R_{2}) + (V_{CC}.R_{3})}{R_{2} + R_{3}}$$

$$V_{\text{OUT}} - V_{\text{TRIP}}$$

$$\stackrel{\text{R1}}{\underset{V_{23}}{\overset{\text{R2}}{\overset{\text{R2}}{\overset{\text{R3}}{\overset{\text{R3}}{\overset{\text{R4}}}{\overset{\text{R4}}}{\overset{\text{R4}}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}{\overset{\text{R4}}}{\overset{\text{R4}}{\overset{\text{R4}}}{\overset{\text{R4}}}{\overset{\text{R4}}}{\overset{\text{R4}}}{\overset{\text{R4}}$$

#### 8.4 Bipolar Operation

Bipolar operation is achievable by utilizing an external operational amplifier. This configuration is desirable due to the wide variety and availability of op amps. This allows a general purpose DAC, with its cost and availability advantages, to meet almost any desired output voltage range, power and noise performance.

Figure 8-5 illustrates a simple bipolar voltage source configuration.  $R_1$  and  $R_2$  allow the gain to be selected, while  $R_3$  and  $R_4$  shift the DAC's output to a selected offset. Note that R4 can be tied to  $V_{DD}$ , instead of  $V_{SS}$ , if a higher offset is desired.




FIGURE 8-5: Digitally-Controlled Bipolar Voltage Source Example Circuit.

## EQUATION 8-3: $V_{OUT}$ , $V_{OA+}$ , AND $V_{OC}$ CALCULATIONS

$$V_{OUT} = V_{REF} \cdot G \cdot \frac{DAC \text{ Register Value}}{2^{N}}$$

$$V_{OA+} = \frac{V_{OUT} \cdot R_4}{R_3 + R_4}$$

$$V_{O} = V_{OA+} \cdot (1 + \frac{R_2}{R_1}) \cdot V_{DD} \cdot (\frac{R_2}{R_1})$$

## 8.5 Selectable Gain and Offset Bipolar Voltage Output

In some applications, precision digital control of the output range is desirable. Example 8-6 illustrates how to use the DAC devices to achieve this in a bipolar or single-supply application.

This circuit is typically used for linearizing a sensor whose slope and offset varies.

The equation to design a bipolar "window" DAC would be utilized if  $R_3$ ,  $R_4$  and  $R_5$  are populated.

### 8.5.1 BIPOLAR DAC EXAMPLE USING MCP4726

An output step size of 1 mV, with an output range of ±2.05V, is desired for a particular application.

**Step 1:** Calculate the range: +2.05V - (-2.05V) = 4.1V.

Step 2: Calculate the resolution needed:

4.1V/1 mV = 4100

Since  $2^{12} = 4096$ , 12-bit resolution is desired.

Step 3: The amplifier gain  $(R_2/R_1)$ , multiplied by full-scale  $V_{OUT}$  (4.096V), must be equal to the desired minimum output to achieve bipolar operation. Since any gain can be realized by choosing resistor values  $(R_1+R_2)$ , the  $V_{REF}$  value must be selected first. If a  $V_{REF}$  of 4.096V is used, solve for the amplifier's gain by setting the DAC to 0, knowing that the output needs to be -2.05V.

The equation can be simplified to:

$$\frac{-R_2}{R_I} = \frac{-2.05}{4.096V} \qquad \frac{R_2}{R_I} = \frac{1}{2}$$


If  $R_1 = 20 \text{ k}\Omega$  and  $R_2 = 10 \text{ k}\Omega$ , the gain will be 0.5.

**Step 4:** Next, solve for  $R_3$  and  $R_4$  by setting the DAC to 4096, knowing that the output needs to be +2.05V.

$$\frac{R_4}{(R_3 + R_4)} = \frac{2.05V + (0.5 \cdot 4.096V)}{1.5 \cdot 4.096V} = \frac{2}{3}$$

If  $R_4 = 20 \text{ k}\Omega$ , then  $R_3 = 10 \text{ k}\Omega$ 

Figure 8-6 (C1 = 0.1uF)



**FIGURE 8-6:** Bipolar Voltage Source with Selectable Gain and Offset.

### EQUATION 8-4: V<sub>OUT</sub>, V<sub>OA+</sub>, AND V<sub>O</sub> CALCULATIONS

$$V_{OUT} = V_{REF} \bullet G \bullet \frac{DAC \text{ Register Value}}{2^{N}}$$

$$V_{OA+} = \frac{V_{OUT} \bullet R_4 + V_{CC-} \bullet R_5}{R_3 + R_4}$$

$$V_{O} = \underbrace{V_{OA+} \bullet (1 + \frac{R_2}{R_1}) - V_{IN} \bullet (\frac{R_2}{R_1})}_{Offset Adjust}$$
Gain Adjust

# EQUATION 8-5: BIPOLAR "WINDOW" DAC USING R<sub>4</sub> AND R<sub>5</sub>

The venin Equivalent 
$$V_{45} = \frac{V_{CC+}R_4 + V_{CC-}R_5}{R_4 + R_5}$$
 
$$V_{IN+} = \frac{V_{OUT}R_{45} + V_{45}R_3}{R_3 + R_{45}}$$
 
$$R_{45} = \frac{R_4R_5}{R_4 + R_5}$$
 
$$V_O = V_{IN+} \left( 1 + \frac{R_2}{R_I} \right) - V_A \left( \frac{R_2}{R_I} \right)$$
 Offset Adjust Gain Adjust

### 8.6 Designing a Double-Precision DAC

Figure 8-7 shows an example design of a single-supply voltage output capable of up to 24-bit resolution. This requires two 12-bit DACs. This design is simply a voltage divider with a buffered output.

As an example, if a similar application to the one developed in **Section 8.5.1** "Bipolar DAC Example Using MCP4726" required a resolution of 1  $\mu$ V instead of 1 mV, and a range of 0V to 4.1V, then 12-bit resolution would not be adequate.

Step 1: Calculate the resolution needed:

4.1V/1  $\mu$ V = 4.1 x 10<sup>6</sup>. Since  $2^{22}$  = 4.2 x 10<sup>6</sup>, 22-bit resolution is desired. Since DNL = ±0.75 LSb, this design can be attempted with the 12-bit DAC.

Step 2: Since  $DAC_B$ 's  $V_{OUTB}$  has a resolution of 1 mV, its output only needs to be "pulled" 1/1000 to meet the 1  $\mu V$  target. Dividing  $V_{OUTA}$  by 1000 would allow the application to compensate for  $DAC_B$ 's DNL error.

**Step 3:** If  $R_2$  is  $100\Omega$ , then  $R_1$  needs to be  $100 \text{ k}\Omega$ .

**Step 4:** The resulting transfer function is shown in the equation of Example 8-6.




FIGURE 8-7: Simple Double Precision DAC using MCP4726.

#### **EQUATION 8-6:** V<sub>OUT</sub> CALCULATION

$$V_{OUT} = \frac{V_{OA} * R_2 + V_{OB} * R_1}{R_1 + R_2}$$

#### Where:

 $V_{OA} = (V_{REF} * G * DAC A Register Value)/4096$ 

V<sub>OB</sub> = (V<sub>REF</sub> \* G \* DAC B Register Value)/4096

G = Selected Op Amp Gain

### 8.7 Building Programmable Current Source

Example 8-8 shows an example of building programmable current source using a voltage follower. The current sensor resistor is used to convert the DAC voltage output into a digitally-selectable current source.

The smaller R<sub>SENSE</sub> is, the less power dissipated across it. However, this also reduces the resolution that the current can be controlled.




FIGURE 8-8: Digitally-Controlled Current Source.

## 8.8 Serial Interface Communication Times

Table 8-1 shows time/frequency of the supported operations of the  $I^2C$  serial interface for the different serial interface operational frequencies. This, along with the  $V_{OUT}$  output performance (such as slew rate), would be used to determine your applications volatile DAC register update rate.

TABLE 8-1: SERIAL INTERFACE TIMES / FREQUENCIES

Command		Writes \	/alatila	Writes EE	:DDOM	# of				Commi	and Ero	allonov		
(	Code		Writes Volatile Writes EEPROM Memory? Memory?		Serial	Serial Command Time (uS)			Command Frequency (kHz)					
C2	C1	C0	Function	Config.	DAC	Config.	DAC	Interface bits <sup>(2)</sup>		400kHz	3.4MHz	100kHz	400kHz	3.4MHz
0	0	Х	Write Volatile DAC	Yes <sup>(1)</sup>	Yes	No	No	29	290	72.5	8.5	3.4	13.8	117.2
0	1	0	Write Volatile Memory	Yes	Yes	No	No	38	380	95	11.2	2.6	10.5	89.5
0	1	1	Write All Memory	Yes	Yes	Yes	Yes	38	380	95	11.2	2.6	10.5	89.5
1	0	0	Write NV Configuration Bits	Yes	No	No	No	20	200	50	5.9	5.0	20.0	170.0
	N.A		Read	N.A.	N.A.	N.A.	N.A.	77	750	187.5	22.1	1.3	5.3	45.3

**Note 1:** Only the volatile PD1:PD0 bits of the Configuration bits are written.

2: Includes the Start or Stop bits.

# 8.9 Software I<sup>2</sup>C Interface Reset Sequence

**Note:** This technique is documented in AN1028.

At times, it may become necessary to perform a Software Reset Sequence to ensure the MCP47X6 device is in a correct and known I<sup>2</sup>C Interface state. This technique only resets the I<sup>2</sup>C state machine.

This is useful if the MCP47X6 device powers up in an incorrect state (due to excessive bus noise, etc), or if the Master Device is reset during communication. Figure 8-9 shows the communication sequence to software reset the device.




FIGURE 8-9: Software Reset Sequence Format.

The 1st Start bit will cause the device to reset from a state in which it is expecting to receive data from the Master Device. In this mode, the device is monitoring the data bus in Receive mode and can detect if the Start bit forces an internal Reset.

The nine bits of '1' are used to force a Reset of those devices that could not be reset by the previous Start bit. This occurs only if the MCP47X6 is driving an A bit on the I²C bus, or is in output mode (from a Read command) and is driving a data bit of '0' onto the I²C bus. In both of these cases, the previous Start bit could not be generated due to the MCP47X6 holding the bus low. By sending out nine '1' bits, it is ensured that the device will see an  $\overline{A}$  bit (the Master Device does not drive the I²C bus low to acknowledge the data sent by the MCP47X6), which also forces the MCP47X6 to reset.

The 2nd Start bit is sent to address the rare possibility of an erroneous write. This could occur if the Master Device was reset while sending a Write command to the MCP47X6, AND then as the Master Device returns to normal operation and issues a Start condition, while the MCP47X6 is issuing an Acknowledge. In this case, if the 2nd Start bit is not sent (and the Stop bit was sent) the MCP47X6 could initiate a write cycle.

Note: The potential for this erroneous write ONLY occurs if the Master Device is reset while sending a Write command to the MCP47X6.

The Stop bit terminates the current I<sup>2</sup>C bus activity. The MCP47X6 waits to detect the next Start condition.

This sequence does not effect any other I<sup>2</sup>C devices which may be on the bus, as they should disregard this as an invalid command.

LAYOUT CONSIDERATIONS Several layout considerations may be applicable to

#### 8.10 **Design Considerations**

In the design of a system with the MCP4706/4716/4726 devices, the following considerations should be taken into account:

- Power Supply Considerations
- Layout Considerations

#### **POWER SUPPLY** 8.10.1 CONSIDERATIONS

The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-10 illustrates an appropriate bypass strategy.

In this example, the recommended bypass capacitor value is 0.1 µF. This capacitor should be placed as close (within 4 mm) to the device power pin  $(V_{DD})$  as possible.

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, V<sub>DD</sub> and V<sub>SS</sub> should reside on the analog plane.




FIGURE 8-10: Connections.

Typical Microcontroller

your application. These may include:

Noise

8.10.2

PCB Area Requirements

#### 8.10.2.1 Noise

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP47X6's performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR). Multi-layer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon capable of providing. Particularly harsh environments may require shielding of critical signals.

Separate digital and analog ground planes are recommended. In this case, the  $\ensuremath{V_{SS}}$  pin and the ground pins of the V<sub>DD</sub> capacitors should be terminated to the analog ground plane.

Note: Breadboards and wire-wrapped boards are not recommended.

#### 8.10.2.2 **PCB** Area Requirements

In some applications, PCB area is a criteria for device selection. Table 8-2 shows the typical package dimensions and area for the different package options. The table also shows the relative area factor compared to the smallest area. For space critical applications, the DFN package would be the suggested package.

PACKAGE FOOTPRINT (1) **TABLE 8-2:** 

	Packaç	je	Package Footprint			
Pins	Туре	Code	Dimensions (mm)		(mm²)	. Area
			Length	Width	Area (r	Relative
6	SOT-23	СН	2.90	2.70	7.83	1.96
6	DFN	MA	2.00	2.00	4.00	1

Note 1: Does not include recommended land pattern dimensions. Dimensions are typical values.

NOTES:

#### 9.0 DEVELOPMENT SUPPORT

Development support can be classified into two groups. These are:

- · Development Tools
- Technical Documentation

## 9.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP47X6 devices. The currently available tools are shown in Table 9-1.

These boards may be purchased directly from the Microchip web site at www.microchip.com.

# 9.1.1 MCP47X6 PICTAIL PLUS DAUGHTER BOARD

The MCP47X6 PICtail Plus Daughter Board (Order Number: ADM00317) is available from Microchip Technology Inc. This board works with Microchip's PICkit™ Serial Analyzer and PIC Explorer 16 Development Board. The firmware example is also available for the Explore 16 Development Board with PIC24FJ128.

Figure 9-1 shows the MCP47X6 PICtail Plus Daughter Board being used with a PIC Explorer 16 Development Board (order #: ADM00317), while Figure 9-2 shows the MCP47X6 PICtail Plus Daughter Board being used with a PICkit™ Serial Analyzer. The PICkit™ Serial Analyzer allows the user to quickly evaluate the DAC operation. Refer to the MCP47X6 PICtail Plus Daughter Board User's Guide for detailed descriptions on operating the daughter board.

Refer to www.microchip.com for further information on this product and related material for the users.




FIGURE 9-1: MCP47X6 PICtail Plus Daughter Board with PIC Explorer 16 Development Board.



FIGURE 9-2: MCP47X6 PICtail Plus
Daughter Board with PICkit™ Serial Analyzer.

TABLE 9-1: DEVELOPMENT TOOLS

Board Name	Part #	Supported Devices
6-pin SC70 Evaluation Board	SC70EV	MCP4706, MCP4716, MCP4726
MCP4706/4716/4726 Evaluation Board <sup>(1, 2)</sup>	ADM00317 <sup>(3)</sup>	MCP4726

Note 1: Requires a PICDEM Demo board. See the User's Guide for additional information and requirements.

- 2: Requires a PICkit Serial Analyzer. See the User's Guide for additional information and requirements.
- 3: This board is currently in the manufacturing cycle, and should be available by end of March 2011.

# MCP4706/4716/4726

## 9.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs, and Design Guides. Table 9-2 shows some of these documents.


#### TABLE 9-2: TECHNICAL DOCUMENTATION


Application Note Number	Title	Literature #
AN1326	Using DAC for LDMOS Amplifier Bias Control Applications	DS01326
_	Signal Chain Design Guide	DS21825
_	Analog Solutions for Automotive Applications Design Guide	DS01005

## 10.0 PACKAGING INFORMATION

# 10.1 Package Marking Information

6-Lead SOT-23





Address	Code					
Option	MCP4706A0T-E/CH	MCP4716A0T-E/CH	MCP4726A0T-E/CH			
A0 (00)	DBNN	DFNN	DKNN			
A1 (01)	DCNN	DGNN	DLNN			
A2 (10)	DDNN	DHNN	DMNN			
A3 (11)	DENN	DJNN	DPNN			

6-Lead DFN (2x2)

XXX NNN Example

AAB 425

Address	Code							
Option	MCP4706A0T-E/MA	MCP4716A0T-E/MA	MCP4726A0T-E/MA					
A0 (00)	AAA	AAE	AAP					
A1 (01)	AAB	AAF	AAQ					
A2 (10)	AAC	AAG	AAR					
A3 (11)	AAD	AAH	AAS					

**Legend:** XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (@3)


can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

# 6-Lead Plastic Small Outline Transistor (CH) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dimen	sion Limits	MIN	NOM	MAX		
Number of Pins	N	6				
Pitch	е		0.95 BSC			
Outside Lead Pitch	e1		1.90 BSC			
Overall Height	Α	0.90	_	1.45		
Molded Package Thickness	A2	0.89	-	1.30		
Standoff	A1	0.00	_	0.15		
Overall Width	Е	2.20	_	3.20		
Molded Package Width	E1	1.30	_	1.80		
Overall Length	D	2.70	_	3.10		
Foot Length	L	0.10	_	0.60		
Footprint	L1	0.35	_	0.80		
Foot Angle	ф	0°	_	30°		
Lead Thickness	С	0.08	-	0.26		
Lead Width	b	0.20	_	0.51		

#### Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

# 6-Lead Plastic Small Outline Transistor (CH) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	Е		0.95 BSC		
Contact Pad Spacing	С	2.80			
Contact Pad Width (X6)	Х	0.0			
Contact Pad Length (X6)	Υ			1.10	
Distance Between Pads	G	1.70			
Distance Between Pads	GX	0.35			
Overall Width			3.90		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028A

# 6-Lead Plastic Dual Flat, No Lead Package (MA) - 2x2x0.9mm Body [DFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-120B Sheet 1 of 2

# 6-Lead Plastic Dual Flat, No Lead Package (MA) - 2x2x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		6		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	Е	2.00 BSC			
Exposed Pad Length	D2	1.50	1.60	1.70	
Exposed Pad Width	E2	0.90 1.00 1.10			
Contact Width	b	0.25 0.30 0.35			
Contact Length	L	0.20 0.25 0.30			
Contact-to-Exposed Pad	K	0.20			

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-120B Sheet 2 of 2

# 6-Lead Plastic Dual Flat, No Lead Package (MA) - 2x2x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	Y2			1.00
Optional Center Pad Length	X2			1.70
Contact Pad Spacing	C1		2.10	
Contact Pad Width (X6)	X1			0.35
Contact Pad Length (X6)	Y1			0.65
Distance Between Pads	GX	0.20		
Distance Between Pads	1.10			

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2120A

# **APPENDIX A: REVISION HISTORY**

# **Revision A (February 2011)**

• Original Release of this Document.

# MCP4706/4716/4726

**NOTES:** 

# PRODUCT IDENTIFICATION SYSTEM

 $\underline{\text{To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales of fice.}\\$ 

PART NO.	<u> </u>		<u>x</u>	_	<u>x</u>	/XX		Examples:	
Device Ad	dress otions		Tape and Reel		T perature ange				I <sup>2</sup> C Address "1100000", Tape and Reel, Extended
Device:		P4706:	with E	EPR	nnel 8-Bit OM Memo	ory		b) MCP4706A6T-E/CH:	I <sup>2</sup> C Address "1100110", Tape and Reel, Extended Temp., 6LD SOT-23 pkg.
	MCF	P4726:	Single	e Cha	OM Memo nnel 12-B OM Memo	Bit DAC			I <sup>2</sup> C Address "1100000", Tape and Reel, Extended Temp., 6LD DFN pkg.
Address Options:	A0 A1	S	evices o Sample c	rdere enter	Address. d from the will have Address.	e Microc this add			8-bit V <sub>OUT</sub> resolution, I <sup>2</sup> C Address "1100110", Tape and Reel, Extended Temp., 6LD DFN pkg.
	A2 A3 A4	= ":	1100010 1100011	" I <sup>2</sup> C ." I <sup>2</sup> C	Address. Address. Address.				10-bit V <sub>OUT</sub> resolution, I <sup>2</sup> C Address "1100000", Tape and Reel, Extended Temp., 6LD SOT-23 pkg.
	A5 A6 A7	= ":	1100110	" I <sup>2</sup> C	Address. Address. Address.			b) MCP4716A6T-E/CH:	$\begin{array}{lll} \hbox{10-bitV}_{OUT} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
Tape and Reel:	Т	= T	ape and	Reel					10-bit V <sub>OUT</sub> resolution, I <sup>2</sup> C Address "1100000", Tape and Reel, Extended Temp., 6LD DFN pkg.
Temperature Range:	Е	= -4	40°C to +	-125°	С			d) MCP4716A6T-E/MA:	
Package:	СН		Plastic Sn SOT-23-6		utline Tra ead	nsistor			Temp., OLD DI N pkg.
	MA		Plastic Du 2x2 DFN		at, No Lea ead	ad Packa	ge		12-bit V <sub>OUT</sub> resolution, I <sup>2</sup> C Address "1100000", Tape and Reel, Extended Temp., 6LD SOT-23 pkg.
								b) MCP4726A6T-E/CH:	
								c) MCP4726A0T-E/MA:	12-bit $V_{OUT}$ resolution, $I^2C$ Address "1100000", Tape and Reel, Extended
								d) MCP4726A6T-E/MA:	Temp., 6LD DFN pkg. 12-bit V <sub>OUT</sub> resolution, I <sup>2</sup> C Address "1100110", Tape and Reel, Extended Temp., 6LD DFN pkg.

# MCP4706/4716/4726

**NOTES:** 

### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-896-2

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002



# **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada

Tel: 905-673-0699

Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040

Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350 EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** 

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham** 

Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/04/10